{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T22:52:44Z","timestamp":1773701564308,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/tcsi.2014.2327337","type":"journal-article","created":{"date-parts":[[2014,7,11]],"date-time":"2014-07-11T18:48:10Z","timestamp":1405104490000},"page":"3376-3385","source":"Crossref","is-referenced-by-count":47,"title":["Reference-Scheme Study and Novel Reference Scheme for Deep Submicrometer STT-RAM"],"prefix":"10.1109","volume":"61","author":[{"given":"Taehui","family":"Na","sequence":"first","affiliation":[]},{"given":"Jisu","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jung Pill","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Seung H.","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"224","article-title":"Cycling endurance optimization scheme for 1Mb STT-MRAM in 40 nm technology","author":"yu","year":"2013","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230515"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170778"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239320"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724549"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041476"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/17\/21\/007"},{"key":"ref10","article-title":"Toggle and spin torque: MRAM at Everspin technologies","author":"rizzo","year":"2010","journal-title":"Proc Non-Volatile Memories Workshop"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040120"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873205"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488324"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2182053"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032192"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169962"},{"key":"ref19","article-title":"Optimization scheme to minimize reference resistance distribution of spin-transfer-torque MRAM","author":"huang","year":"2013","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825251"},{"key":"ref27","first-page":"216","article-title":"Time-differential sense amplifier for sub-80 mV bitline voltage embedded STT-MRAM in 40 nm CMOS","author":"jefremow","year":"2013","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296136"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.501.0025"},{"key":"ref8","first-page":"279","article-title":"45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell","author":"lin","year":"2009","journal-title":"IEEE Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810048"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346647"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252653"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424382"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2235013"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187506"},{"key":"ref23","first-page":"256","article-title":"Negative-resistance read and write schemes for STT-MRAM in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"halupka","year":"2010","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294095"},{"key":"ref25","first-page":"296","article-title":"A 45 nm 1 Mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6964837\/06853380.pdf?arnumber=6853380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:00:58Z","timestamp":1642003258000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":36,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2327337","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}