{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T12:54:24Z","timestamp":1762606464605},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"863 program of China"},{"name":"National Science Foundation for Young Scientists of China","award":["61306029"],"award-info":[{"award-number":["61306029"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tcsi.2014.2332248","type":"journal-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T21:45:09Z","timestamp":1406756709000},"page":"2337-2347","source":"Crossref","is-referenced-by-count":34,"title":["A 14 Bit 500 MS\/s CMOS DAC Using Complementary Switched Current Sources and Time-Relaxed Interleaving DRRZ"],"prefix":"10.1109","volume":"61","author":[{"given":"Xueqing","family":"Li","sequence":"first","affiliation":[]},{"given":"Qi","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Zhen","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Jianan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Hui","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"Current DAC design and measurements","year":"2001","journal-title":"Philips Technical Note"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/4.913751"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1250-2"},{"key":"ref32","first-page":"250","article-title":"A 1.5 V 200 MS\/s 13 b 25 mW DAC with randomized nested background calibration in 0.13 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"clara","year":"2007","journal-title":"Proc IEEE ISSCC"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"1948","DOI":"10.1109\/4.735535","article-title":"A 10-b, 500-MSample\/s CMOS DAC in 0.6 <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula>","volume":"33","author":"lin","year":"1998","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"1371","DOI":"10.1109\/JSSC.2011.2126410","article-title":"A14 b 200 MS\/s DAC with SFDR <ref_formula><tex Notation=\"TeX\">$&#x003E;$<\/tex><\/ref_formula>78 dBc, IM3 <ref_formula> <tex Notation=\"TeX\">$&#60;-$<\/tex><\/ref_formula>83 dBc and NSD <ref_formula> <tex Notation=\"TeX\">$&#60;-$<\/tex><\/ref_formula>163 dBm\/Hz across the whole Nyquist band enabled by dynamic-mismatch mapping","volume":"46","author":"tang","year":"2011","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref37","first-page":"364","article-title":"A 200 MS\/s 14 b 97 mW DAC in 0.18 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","volume":"1","author":"huang","year":"2004","journal-title":"Proc IEEE ISSCC"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.859496"},{"key":"ref35","author":"doris","year":"2006","journal-title":"Wide-Bandwidth High Dynamic Range D\/A Converters"},{"key":"ref34","author":"doris","year":"2004","journal-title":"High-speed D\/A Converters from Analysis and Synthesis Concepts to IC Implementation"},{"key":"ref10","first-page":"126","article-title":"A 16 b 400 MS\/s DAC with <ref_formula> <tex Notation=\"TeX\">$&#60;-$<\/tex><\/ref_formula>80 dBc IMD to 300 MHz and <ref_formula> <tex Notation=\"TeX\">$&#60;-$<\/tex><\/ref_formula>160 dBm\/Hz noise power spectral density","author":"schofield","year":"2003","journal-title":"Proc IEEE ISSCC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858699"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819163"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158728"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/82.850417"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.808896"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.854409"},{"key":"ref17","first-page":"1193","article-title":"SFDR-bandwidth limitations for high-speed high-resolution current-steering CMOS D\/A converters","volume":"3","author":"den bosch","year":"1999","journal-title":"Proc IEEE ICECS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001931"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803056"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168013"},{"key":"ref4","first-page":"458","article-title":"A 14 b 3\/6 GHz current-steering RF DAC in 0.18 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS with 66 dB ACLR at 2.9 GHz","author":"engel","year":"2012","journal-title":"Proc IEEE ISSCC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837247"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"ref6","first-page":"116","article-title":"A 12 b 500 MS\/s DAC with <ref_formula> <tex Notation=\"TeX\">$&#x003E;$<\/tex><\/ref_formula>70 dB SFDR up to 120 MHz in 0.18 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"doris","year":"2005","journal-title":"Proc IEEE ISSCC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2052491"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332743"},{"key":"ref8","first-page":"474","article-title":"A 12 b 1.6 GS\/s 40 mW DAC in 40 nm CMOS with <ref_formula><tex Notation=\"TeX\">$&#x003E;$<\/tex><\/ref_formula>70 dB SFDR over Entire Nyquist Bandwidth","author":"lin","year":"2013","journal-title":"Proc IEEE ISSCC"},{"key":"ref7","first-page":"110","article-title":"A 1.2 GS\/s 15 b DAC for precision signal generation","author":"jewett","year":"2005","journal-title":"Proc IEEE ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032624"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168651"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164302"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.808897"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185172"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856276"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/34\/8\/085013"},{"key":"ref23","year":"2000","journal-title":"Dual return-to-zero pulse encoding in a DAC output stage"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.3122"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122252"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6863726\/06848852.pdf?arnumber=6848852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:55Z","timestamp":1642004455000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6848852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":40,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2332248","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}