{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:04:27Z","timestamp":1740139467572,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2014,8,1]],"date-time":"2014-08-01T00:00:00Z","timestamp":1406851200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]},{"name":"USF Presidential Doctoral Fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/tcsi.2014.2333356","type":"journal-article","created":{"date-parts":[[2014,7,15]],"date-time":"2014-07-15T18:33:49Z","timestamp":1405449229000},"page":"2299-2308","source":"Crossref","is-referenced-by-count":3,"title":["Energy Barrier Model of SRAM for Improved Energy and Error Rates"],"prefix":"10.1109","volume":"61","author":[{"given":"Jayita","family":"Das","sequence":"first","affiliation":[]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658429"},{"journal-title":"Predictive Technology Model (PTM)","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2005.1497065"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696326"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320052"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010818"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2010.06.009"},{"key":"ref6","first-page":"456","article-title":"A 4.0 GHz 291 Mb voltage-scalable SRAM design in 32 nm high- <ref_formula><tex Notation=\"TeX\">$\\kappa$<\/tex><\/ref_formula> metal-gate CMOS with integrated power management","author":"wang","year":"0","journal-title":"Proc IEEE ISSCC 2009"},{"key":"ref5","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"0","journal-title":"Proc IEEE ISSCC 2012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2057230"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref2","first-page":"346","article-title":"A 32 nm High-k metal gate SRAM with adaptive dynamic stability enhancement for low-voltage operation","author":"nho","year":"0","journal-title":"Proc IEEE ISSCC 2010"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.5"},{"key":"ref9","first-page":"9","article-title":"Wordline &#38; bitline pulsing schemes for improving SRAM cell stability in low-Vcc 65 nm CMOS designs","author":"khellah","year":"0","journal-title":"Proc IEEE 2006 Symp VLSI Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref22","first-page":"347","article-title":"Variability in sub-100 nm SRAM designs","author":"heald","year":"0","journal-title":"Proceedings of the 2004 IEEE\/ACM ICCAD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342772"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.3034123"},{"key":"ref26","first-page":"32-1","article-title":"Dynamic behavior of SRAM data retention and a novel transient voltage collapse technique for 0.6 V 32 nm LP SRAM","author":"wang","year":"0","journal-title":"Proc IEEE IEDM 2011"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6863726\/06856229.pdf?arnumber=6856229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:55Z","timestamp":1642004455000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6856229"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2333356","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2014,8]]}}}