{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T04:47:08Z","timestamp":1747284428921},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/tcsi.2014.2333361","type":"journal-article","created":{"date-parts":[[2014,8,6]],"date-time":"2014-08-06T18:31:24Z","timestamp":1407349884000},"page":"2614-2623","source":"Crossref","is-referenced-by-count":8,"title":["A Low Power Localized 2T1R STT-MRAM Array With Pipelined Quad-Phase Saving Scheme for Zero Sleep Power Systems"],"prefix":"10.1109","volume":"61","author":[{"given":"Kejie","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rong","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Ning","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Lian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074001"},{"key":"ref31","year":"2011","journal-title":"International Technology Roadmap for Semiconductors?Emerging Research Devices (erd)"},{"key":"ref30","first-page":"1","article-title":"Optimization scheme to minimize reference resistance distribution of spin-transfer-torque mram","volume":"pp","author":"huang","year":"2013","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031813"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2173401"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.894428"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1835420.1835421"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556180"},{"key":"ref17","first-page":"200","article-title":"A 4mb embedded slc resistive-ram macro with 7.2 ns read-write random-access time and 160 ns mlc-access capability","author":"sheu","year":"0","journal-title":"Proc 2011 IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"ref19","first-page":"256","article-title":"Negative-resistance read and write schemes for stt-mram in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> cmos","author":"halupka","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.20"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2112595"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.371968"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215785"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818291"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006793"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051906"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref20","first-page":"1","article-title":"A 1.0 v 45 nm nonvolatile magnetic latch design and its robustness analysis","author":"wang","year":"0","journal-title":"Proc 2011 IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2280338"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"ref24","first-page":"21","article-title":"Zero leakage microcontroller with 384 ns wakeup time using fram mini-array architecture","author":"khanna","year":"0","journal-title":"Proc 2013 IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref23","first-page":"432","article-title":"An 8mhz 75 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm a\/mhz}$<\/tex><\/ref_formula> zero-leakage non-volatile logic-based cortex-m0 mcu soc exhibiting 100% digital state retention at <ref_formula> <tex Notation=\"TeX\">${\\rm vdd}=0\\ {\\rm v}$<\/tex><\/ref_formula> with <ref_formula> <tex Notation=\"TeX\">$&#60;$<\/tex><\/ref_formula>400 ns wakeup and sleep transitions","author":"bartling","year":"0","journal-title":"2013 IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040120"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6883243\/06872615.pdf?arnumber=6872615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:51:29Z","timestamp":1642006289000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6872615"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":32,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2333361","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9]]}}}