{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T12:46:51Z","timestamp":1780663611290,"version":"3.54.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Basic Science Research Program"},{"DOI":"10.13039\/501100004085","name":"MEST","doi-asserted-by":"crossref","award":["2012-0000116"],"award-info":[{"award-number":["2012-0000116"]}],"id":[{"id":"10.13039\/501100004085","id-type":"DOI","asserted-by":"crossref"}]},{"name":"IT R&D program of MKE\/KEIT"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tcsi.2014.2333362","type":"journal-article","created":{"date-parts":[[2014,9,8]],"date-time":"2014-09-08T16:52:35Z","timestamp":1410195155000},"page":"3016-3024","source":"Crossref","is-referenced-by-count":7,"title":["A 5 Gbps 1.6 mW\/G bps\/CH Adaptive Crosstalk Cancellation Scheme With Reference-less Digital Calibration and Switched Termination Resistors for Single-Ended Parallel Interface"],"prefix":"10.1109","volume":"61","author":[{"given":"Kyu-Dong","family":"Hwang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617597"},{"key":"ref11","first-page":"498","article-title":"A 40 nm 2 Gb 7 Gb\/s\/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW","author":"bae","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197233"},{"key":"ref13","first-page":"140","article-title":"A 5Gb\/s single-ended parallel receiver with adaptive FEXT cancellation","author":"lee","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227604"},{"key":"ref15","first-page":"405","author":"bogatin","year":"2009","journal-title":"Signal and Power Integrity"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898514"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2258252"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031577"},{"key":"ref4","first-page":"1","article-title":"A crosstalk-and-ISI equalizing receiver in 2-drop single-ended SSTL memory channel","author":"bae","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864113"},{"key":"ref6","first-page":"140","article-title":"4 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex> <\/ref_formula> 12 Gb\/s 0.96 pJ\/b\/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I\/Os in 65 nm CMOS","author":"oh","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151410"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672166"},{"key":"ref7","first-page":"446","article-title":"A 15 Gb\/s 0.5 mW\/Gb\/s 2-tap DFE receiver with far-end crosstalk cancellation","author":"nazari","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"552","DOI":"10.1109\/TADVP.2009.2033938","article-title":"Serpentine microstrip lines with zero far-end crosstalk for parallel high-speed DRAM interfaces","volume":"33","author":"lee","year":"2010","journal-title":"IEEE Trans Adv Packag"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.924226"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028917"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6910335\/06891394.pdf?arnumber=6891394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:52:10Z","timestamp":1641988330000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6891394"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":18,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2333362","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}