{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:55:48Z","timestamp":1774720548088,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC 102-2220-E-002-022"],"award-info":[{"award-number":["NSC 102-2220-E-002-022"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["102-2218-E-002-005"],"award-info":[{"award-number":["102-2218-E-002-005"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NTU Excellent Research Project","award":["101R0062-01"],"award-info":[{"award-number":["101R0062-01"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tcsi.2014.2333672","type":"journal-article","created":{"date-parts":[[2014,7,17]],"date-time":"2014-07-17T14:32:10Z","timestamp":1405607530000},"page":"2805-2815","source":"Crossref","is-referenced-by-count":14,"title":["A 6-Bit 1 GS\/s Pipeline ADC Using Incomplete Settling With Background Sampling-Point Calibration"],"prefix":"10.1109","volume":"61","author":[{"given":"Chien-Jian","family":"Tseng","sequence":"first","affiliation":[]},{"given":"Chieh-Fan","family":"Lai","sequence":"additional","affiliation":[]},{"given":"Hsin-Shu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073190"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2025408"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256212"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2092170"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862350"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892154"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192655"},{"key":"ref18","author":"razavi","year":"2000","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1109\/4.494191","article-title":"A power optimized 13-b 5 M Samples\/s pipelined analog-to-digital converter in 1.2 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","volume":"31","author":"cline","year":"1996","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042524"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032639"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889380"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014705"},{"key":"ref8","first-page":"124","article-title":"A 22-mW 7 b 1.3-GS\/s pipeline ADC with 1-bit\/stage folding converter architecture","author":"yamase","year":"2011","journal-title":"Proc Symp VLSI Circuits Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2061611"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243772"},{"key":"ref9","first-page":"202","article-title":"A 100 MS\/s 10.5 b 2.46 mW comparator-less pipeline ADC using self-biased ring amplifiers","author":"lim","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","first-page":"277","article-title":"A 0.004 <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> single-channel 6-bit 1.25 GS\/s SAR ADC in 40 nm CMOS","author":"tai","year":"2013","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332794"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.173122"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052447"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585935"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143811"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013765"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6910335\/06858100.pdf?arnumber=6858100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:52:11Z","timestamp":1641988331000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6858100"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2333672","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}