{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T02:42:33Z","timestamp":1769049753137,"version":"3.49.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T00:00:00Z","timestamp":1412121600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/tcsi.2014.2333675","type":"journal-article","created":{"date-parts":[[2014,7,17]],"date-time":"2014-07-17T18:32:10Z","timestamp":1405621930000},"page":"2851-2861","source":"Crossref","is-referenced-by-count":81,"title":["Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETs"],"prefix":"10.1109","volume":"61","author":[{"given":"Jian","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Xifan","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2277958"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.211"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref11","first-page":"2111","article-title":"Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs","author":"zhang","year":"2013","journal-title":"Proc ISCAS'10"},{"key":"ref12","first-page":"28.1.1","article-title":"A 32 nm SoC platform technology with 2nd generation high-k\/metal gate transistors optimized for ultra low power, high performance, high density product applications","author":"jan","year":"2009","journal-title":"Proc IEDM'09"},{"key":"ref13","first-page":"3.4.1","article-title":"Work-function engineering in gate first technology for multi-VT dual-gate FDSOI CMOS on UTBOX","author":"weber","year":"2010","journal-title":"Proc IEDM'10"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref15","first-page":"336","article-title":"Comparison of 65 nm LP bulk and LP PD-SOI with adaptive power gate body bias for an LDPC codec","author":"le coz","year":"2011","journal-title":"Proc ISSCC'11"},{"key":"ref16","first-page":"3.1.1","article-title":"Dual metallic source and drain integration on planar single and double gate SOI CMOS down to 20 nm: Performance and scalability assessment","author":"hutin","year":"2009","journal-title":"Proc IEDM'09"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1021\/nl051855i"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2085250"},{"key":"ref19","year":"2009","journal-title":"Sentaurus Device User Guide"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2171512"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016183"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2008.4681753"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"899","DOI":"10.1109\/JSSC.1987.1052831","article-title":"A true single-phase-clock dynamic CMOS circuit technique","volume":"22","author":"yuan","year":"1987","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","first-page":"131","article-title":"A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors","author":"auth","year":"2012","journal-title":"Proc VLSI'12"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478969"},{"key":"ref29","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2005158"},{"key":"ref2","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual"},{"key":"ref1","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228369"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.900295"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1021\/nl401826u"},{"key":"ref21","first-page":"100","article-title":"Selective phase modulation of NiSi using N-ion implantation for high performance dopant-segregated source\/drain n-channel MOSFETs","author":"loh","year":"2009","journal-title":"Proc VLSI'09"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/0470068329"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1117\/1.2781583"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.92.048301"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6910335\/06858094.pdf?arnumber=6858094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:10Z","timestamp":1642006330000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6858094"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2333675","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10]]}}}