{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T18:01:30Z","timestamp":1649095290079},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/tcsi.2014.2334791","type":"journal-article","created":{"date-parts":[[2014,9,17]],"date-time":"2014-09-17T01:14:31Z","timestamp":1410916471000},"page":"3367-3375","source":"Crossref","is-referenced-by-count":0,"title":["A Low Power Logic-Compatible Multi-Bit Memory Bit Cell Architecture With Differential Pair and Current Stop Constructs"],"prefix":"10.1109","volume":"61","author":[{"given":"John","family":"Lynch","sequence":"first","affiliation":[]},{"given":"Pedro P.","family":"Irazoqui","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"366","article-title":"0.5 V asymmetric three-Tr. Cell (ATC) DRAM using 90 nm generic CMOS logic process","author":"ichihashi","year":"2005","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6328960"},{"key":"ref5","article-title":"A 5.4 nW\/kB retention power logic-compatible embedded DRAM with 2 T dual-Vt gain cell for low power sensing applications","author":"lee","year":"2010","journal-title":"Proc IEEE A-SSCC"},{"key":"ref8","first-page":"9","author":"sanchez-sinencio","year":"1999","journal-title":"Low-Voltage\/Low-Power Integrated Circuits and Systems"},{"key":"ref7","year":"2012","journal-title":"Memory Architecture With a Current Controller and Reduced Power Requirements"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2051569"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref1","first-page":"355","article-title":"A 10 Mbit, 15 GBytes\/sec bandwidth 1 T DRAM chip with planar MOS storage capacitor in an unmodified 150 nm logic process for high-density on-chip memory applications","author":"somasekhar","year":"2005","journal-title":"Proc ESSCIRC"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6964837\/06899695.pdf?arnumber=6899695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:00:58Z","timestamp":1642003258000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6899695"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":9,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2334791","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}