{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T20:34:08Z","timestamp":1776890048166,"version":"3.51.2"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"ERC senior","award":["NanoSys ERC-2009-AdG-246810"],"award-info":[{"award-number":["NanoSys ERC-2009-AdG-246810"]}]},{"DOI":"10.13039\/501100001711","name":"Swiss National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intel Ph.D. fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/tcsi.2014.2334891","type":"journal-article","created":{"date-parts":[[2014,7,16]],"date-time":"2014-07-16T15:07:54Z","timestamp":1405523274000},"page":"3155-3164","source":"Crossref","is-referenced-by-count":65,"title":["Energy\/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design"],"prefix":"10.1109","volume":"61","author":[{"given":"Ibrahim","family":"Kazi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Meinerzhagen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Sacchetto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Spin-MTJ based non-volatile flip-flop","author":"zhao","year":"2007","journal-title":"NanoMES Tech Dig"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138622"},{"key":"ref12","article-title":"A ReRAM-based non-volatile flip-flop with sub-VT read and CMOS voltage-compatible write","author":"kazi","year":"2013","journal-title":"NEWCAS Tech Dig"},{"key":"ref13","article-title":"Challenges and opportunities for HfOX based resistive random access memory","author":"chen","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.2818691"},{"key":"ref15","article-title":"Bi-layered RRAM with unlimited endurance and extremely uniform switching","author":"kim","year":"2011","journal-title":"VLSI Tech Dig"},{"key":"ref16","article-title":"A non-linear ReRAM cell with sub-1 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>A ultralow operating current for high density vertical resistive memory (VRRAM)","author":"park","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672095"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784590"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032493"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6379023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2175943"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6329045"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TITB.2011.2105497"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSMC.2012.6377955"},{"key":"ref9","article-title":"MTJ based non-volatile flip-flop in deep submicron technology","author":"jung","year":"2012","journal-title":"Int J Circuit Theory Applicat"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911351"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2141140"},{"key":"ref23","article-title":"A 500 fW\/bit 14 fJ\/bit-access 4kb standard-cell based sub-VT memory in 65 nm CMOS","author":"meinerzhagen","year":"2012","journal-title":"Proc ESSCIRC"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6936397\/06857429.pdf?arnumber=6857429","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:46Z","timestamp":1641987646000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6857429"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2334891","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}