{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T07:05:17Z","timestamp":1761807917483},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Polish Narodowe Centrum Nauki (NCN)","award":["UMO-2011\/01\/B\/ST7\/06120"],"award-info":[{"award-number":["UMO-2011\/01\/B\/ST7\/06120"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/tcsi.2014.2337237","type":"journal-article","created":{"date-parts":[[2014,9,11]],"date-time":"2014-09-11T18:50:36Z","timestamp":1410461436000},"page":"3436-3449","source":"Crossref","is-referenced-by-count":17,"title":["Design of Reverse Converters for the New RNS Moduli Set &lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$\\{2^{n}+1,2^{n}-1,2^{n},2^{n-1}+1\\}$&lt;\/tex&gt; &lt;\/formula&gt; (&lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$n$&lt;\/tex&gt;&lt;\/formula&gt; odd)"],"prefix":"10.1109","volume":"61","author":[{"given":"Piotr","family":"Patronik","sequence":"first","affiliation":[]},{"given":"Stanislaw J.","family":"Piestrak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/78.747787"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126607003666"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206799"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.890623"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.1995.390542"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2210916"},{"key":"ref35","first-page":"139","article-title":"A new balanced 4-moduli set <ref_formula><tex Notation=\"TeX\">$\\{2^{k},2^{n}-1,2^{n}+1,2^{n+1}-1\\}$<\/tex> <\/ref_formula> and its reverse converter design for efficient FIR filter implementation","author":"chalivendra","year":"2011","journal-title":"Proc Great Lakes Symp VLSI (GLSVLSI)"},{"key":"ref34","first-page":"190","article-title":"Residue-to-binary arithmetic converter for moduli set <ref_formula><tex Notation=\"TeX\">$\\{2^{n}-1,2^{n},2^{n}+1,2^{n+1}-1\\}$<\/tex> <\/ref_formula>","author":"mathew","year":"1999","journal-title":"Proc IEEE-EURASIP Workshop Nonlinear Signal Image Process (NSIP '99)"},{"key":"ref10","first-page":"614","article-title":"A new modulo <ref_formula> <tex Notation=\"TeX\">$2^a+1$<\/tex><\/ref_formula> multiplier","author":"wrzyszcz","year":"1993","journal-title":"Proc Int Conf Comput Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261842"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2092133"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2080330"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"2263","DOI":"10.1109\/TCSI.2012.2185334","article-title":"Area-power efficient modulo <ref_formula><tex Notation=\"TeX\">$2^{n}-1$<\/tex><\/ref_formula> and modulo <ref_formula><tex Notation=\"TeX\">$2^{n}+1$<\/tex><\/ref_formula> multipliers for <ref_formula><tex Notation=\"TeX\">$\\{2^{n}-1,2^{n},2^{n}+1\\}$<\/tex><\/ref_formula> based RNS","volume":"59","author":"muralidharan","year":"2012","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.821524"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-005-1186-4"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1049\/cp:20080650","article-title":"Architecture of efficient RNS-based digital signal processor with very low-level pipelining","author":"piestrak","year":"2008","journal-title":"IET Irish Signals and Systems Conference (ISSC 2008) ISSC"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"380","DOI":"10.1049\/cp:20080692","article-title":"Design of residue multipliers-accumulators using periodicity","author":"piestrak","year":"2008","journal-title":"IET Irish Signals and Systems Conference (ISSC 2008) ISSC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/82.471401"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2219564"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70750"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895515"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.60"},{"key":"ref6","first-page":"57","article-title":"Unified approach to the design of modulo- <ref_formula><tex Notation=\"TeX\">$(2^{n}\\pm 1)$<\/tex><\/ref_formula> adders based on signed-LSB representation of residues","author":"jaberipur","year":"2009","journal-title":"Proc IEEE Symp Comput Arithm"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1998.665223"},{"key":"ref5","first-page":"16","article-title":"Parallel prefix Ling structures for modulo <ref_formula><tex Notation=\"TeX\">$2^{n}-1$<\/tex><\/ref_formula> addition","author":"chen","year":"2009","journal-title":"Proc IEEE Int Conf Appl -Specific Syst Arch Processors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.250610"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2040302"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/ARITH.1999.762841","article-title":"Efficient VLSI implementation of modulo <ref_formula><tex Notation=\"TeX\">$2^{n}\\pm 1$<\/tex><\/ref_formula> addition and multiplication","author":"zimmerman","year":"1999","journal-title":"Proc IEEE Symp Comput Arithm"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937843"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1142\/p523","author":"omondi","year":"2007","journal-title":"Residue Number Systems Theory and Implementation"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/82.664260"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060059"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/81.883337"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/ARITH.1999.762842","article-title":"Reverse converter for the 4-moduli superset <ref_formula><tex Notation=\"TeX\">$\\{2^{n}-1,2^{n},2^{n}+1,2^{n+1}-1\\}$<\/tex> <\/ref_formula>","author":"bhardwaj","year":"1999","journal-title":"Proc 14th IEEE Symp Comput Arithm"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.778887"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045155"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1142\/S0218126600000044","article-title":"A memoryless reverse converter for the 4-moduli superset <ref_formula><tex Notation=\"TeX\">$\\{2^{n}-1,2^{n},2^{n}+1,2^{n+1}-1\\}$<\/tex> <\/ref_formula>","volume":"10","author":"vinod","year":"2000","journal-title":"J Circuits Syst Comput"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6964837\/06895316.pdf?arnumber=6895316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:00:58Z","timestamp":1642003258000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6895316"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":37,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2337237","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}