{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:22:37Z","timestamp":1774966957798,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/tcsi.2014.2340551","type":"journal-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T18:43:06Z","timestamp":1414003386000},"page":"3348-3357","source":"Crossref","is-referenced-by-count":54,"title":["Time-Mode Analog-to-Digital Conversion Using Standard Cells"],"prefix":"10.1109","volume":"61","author":[{"given":"Vishnu","family":"Unnikrishnan","sequence":"first","affiliation":[]},{"given":"Mark","family":"Vesterbacka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref11","first-page":"246","article-title":"A 10-bit 20 MHz 38 mW 950 MHz CT <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> ADC with a 5-bit noise-shaping VCO-based quantizer and DEM circuit in 0.13 u CMOS","author":"straayer","year":"2007","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref12","first-page":"1215","article-title":"Design of an intrinsically-linear double-VCO-based ADC with 2nd-order noise shaping","author":"gao","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2159635"},{"key":"ref14","first-page":"155","article-title":"A 0.02 mm<ref_formula><tex Notation=\"TeX\">$^{2}$<\/tex><\/ref_formula> 65 nm CMOS 30 MHz BW all-digital differential VCO-basedased ADC with 64 dB SNDR","author":"daniels","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref15","article-title":"A time-based analog-to-digital converter using a multi-phase voltage controlled oscillator","author":"kim","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537342"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","article-title":"Analysis and design of voltage-controlled oscillator based analog-to-digital converter","volume":"57","author":"kim","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2013.6569537"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010144"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2024663"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.553171"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2099893"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/82.850418"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.775391"},{"key":"ref2","article-title":"Technology scaling and CMOS analog design","author":"maloberti","year":"2006","journal-title":"Proc 12th Workshop Electron LHC Fut Exper CERN"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.64"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2298455"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref21","first-page":"266","article-title":"15.1 A 0.0066 mm<ref_formula> <tex Notation=\"TeX\">$^{2}$<\/tex><\/ref_formula> 780 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique","author":"deng","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/6964837\/06933952.pdf?arnumber=6933952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:00:58Z","timestamp":1642003258000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6933952"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":22,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2340551","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}