{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T17:53:14Z","timestamp":1769881994943,"version":"3.49.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC 101-2218-E-011-044-MY2"],"award-info":[{"award-number":["NSC 101-2218-E-011-044-MY2"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tcsi.2014.2340583","type":"journal-article","created":{"date-parts":[[2014,9,10]],"date-time":"2014-09-10T14:48:28Z","timestamp":1410360508000},"page":"10-18","source":"Crossref","is-referenced-by-count":47,"title":["A 12-bit 8.47-fJ\/Conversion-Step Capacitor-Swapping SAR ADC in 110-nm CMOS"],"prefix":"10.1109","volume":"62","author":[{"given":"Yung-Hui","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Hsuan","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Sung","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123606"},{"key":"ref11","first-page":"236","article-title":"A 0.92 mW 10-bit 50-MS\/s SAR ADC in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS process","author":"liu","year":"2010","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","first-page":"582","article-title":"A 14b 100 MS\/s DAC with fully segmented dynamic element matching","author":"chan","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2009963"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2012.6522649"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref16","first-page":"386","article-title":"A 10 b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1948","DOI":"10.1109\/4.735535","article-title":"A 10-b 500-MSample\/s CMOS DAC in 0.6 <ref_formula> <tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula>","volume":"33","author":"lin","year":"1998","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487731"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274113"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278471"},{"key":"ref5","first-page":"265","article-title":"A 12-bit 110 MS\/s 4-stage single-Opamp pipelined SAR ADC with ratio-based GEC technique","author":"wang","year":"2012","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280859"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref2","first-page":"118","article-title":"A 160 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> biopotential acquisition ASIC with fully integrated IA and motion-artifact suppression","author":"van helleputte","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191212"},{"key":"ref9","first-page":"380","article-title":"A 12b 22.5\/45 MS\/s 3.0 mW 0.059 <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","first-page":"222","article-title":"A 25 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> 100 kS\/s 12 bit ADC for wireless micro-sensor applications","author":"verma","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997?2014"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123606"},{"key":"ref24","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/49.761034"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7001724\/06894243.pdf?arnumber=6894243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:43Z","timestamp":1641987703000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6894243"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2340583","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}