{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T17:39:56Z","timestamp":1762623596877,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["ECS-0523996","ECCS-1232085"],"award-info":[{"award-number":["ECS-0523996","ECCS-1232085"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Analog Devices, Inc. Original data"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tcsi.2014.2354751","type":"journal-article","created":{"date-parts":[[2014,10,24]],"date-time":"2014-10-24T15:07:52Z","timestamp":1414163272000},"page":"49-58","source":"Crossref","is-referenced-by-count":26,"title":["\u201cSplit ADC\u201d Background Linearization of VCO-Based ADCs"],"prefix":"10.1109","volume":"62","author":[{"given":"John A.","family":"McNeill","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rabeeh","family":"Majidi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianping","family":"Gong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Adaptive Filter Theory","year":"0","author":"haykin","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019161"},{"key":"ref31","article-title":"Split ADC background self-calibration of a 16-b successive approximation ADC in 180 nm CMOS","author":"mcneill","year":"2013","journal-title":"Proc IEEE Int Instrum Meas Technol Conf (I2MTC)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2123590"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref11","article-title":"A reconfigurable mostly-digital ADC with a worst-case FOM of 160 dB","author":"taylor","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","article-title":"Analysis and design of voltage-controlled oscillator based analog-to-digital converter","volume":"57","author":"kim","year":"2010","journal-title":"IEEE Trans Circ Syst I"},{"key":"ref13","article-title":"A 0.02 <ref_formula> <tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> 65 nm CMOS 30 MHz BW all-digital differential VCO-based ADC with 64 dB SNDR","author":"daniels","year":"2010","journal-title":"Proc IEEE Symp VLSI"},{"key":"ref14","article-title":"A 50 MHz bandwidth, 10-b ENOB, 8.2 mW VCO-based ADC enabled by filtered-dithering based linearization","author":"ghosh","year":"2013","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref15","article-title":"A 6 b 800 MS\/s 3.62 mW nyquist AC-coupled VCO-based ADC in 65 nm CMOS","author":"sharma","year":"2013","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref16","article-title":"A fully-digital beat-frequency based ADC achieving 39 dB SNDR for a 1.6 m Vpp input signal","author":"kim","year":"2013","journal-title":"Proc IEEE CICC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168015"},{"key":"ref18","article-title":"A 4.1 mW, 12-bit ENOB, 5 MHz BW, VCO-based ADC with on-chip deterministic digital background calibration in 90 nm CMOS","author":"rao","year":"2013","journal-title":"Proc IEEE Symp VLSI"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6945991"},{"journal-title":"Numerical Recipes in C The Art of Scientific Computing","year":"1992","author":"press","key":"ref28"},{"key":"ref4","article-title":"A 1.8 mW 2M Hz-BW 66.5 dB-SNDR ADC using VCO-based integrators with intrinsic CLA","author":"lee","year":"2013","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055290"},{"journal-title":"Matrix Computations","year":"1996","author":"golub","key":"ref29"},{"key":"ref5","article-title":"A 16 mW 78 dB-SNDR 10 MHz-BW CT-ADC using residue-cancelling VCO-based quantizer","author":"reddy","year":"2012","journal-title":"Proc IEEE ISSCC"},{"key":"ref8","article-title":"A 71 dB SFDR open loop VCO-based ADC using 2-level PWM modulation","author":"rao","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658441"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref1","article-title":"An uncalibrated 2 MHz, 6 mW, 63.5 dB SNDR discrete-time input VCO-based ADC","author":"hamilton","year":"2012","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239113"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856291"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2001830"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493976"},{"journal-title":"The Designer's Guide to Jitter in Ring Oscillators","year":"2009","author":"mcneill","key":"ref24"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/TCSII.2003.816921","article-title":"Background calibration techniques for multistage pipelined ADCs with digital redundancy","volume":"50","author":"li","year":"2003","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref26","article-title":"A 12 bit 22.5\/45 MS\/s 3.0 mW 0.059 <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"Proc IEEE ISSCC"},{"journal-title":"Numerical Methods for Scientists and Engineers","year":"1986","author":"hamming","key":"ref25"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7001724\/06936395.pdf?arnumber=6936395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:43Z","timestamp":1641987703000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6936395"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":33,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2354751","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}