{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:18:33Z","timestamp":1772205513915,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tcsi.2014.2354752","type":"journal-article","created":{"date-parts":[[2014,10,8]],"date-time":"2014-10-08T18:49:26Z","timestamp":1412794166000},"page":"139-148","source":"Crossref","is-referenced-by-count":33,"title":["BIST Methodology, Architecture and Circuits for Pre-Bond TSV Testing in 3D Stacking IC Systems"],"prefix":"10.1109","volume":"62","author":[{"given":"Chao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Jun","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Roshan","family":"Weerasekera","sequence":"additional","affiliation":[]},{"given":"Bin","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Royannez","sequence":"additional","affiliation":[]},{"given":"Minkyu","family":"Je","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2013.6573611"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.225"},{"key":"ref12","article-title":"Essential principles for practical analog BIST","author":"sunter","year":"2010","journal-title":"EDN Network"},{"key":"ref13","first-page":"393","article-title":"Self-test methodology and structures for pre-bond TSV testing in 3D-IC system","author":"wang","year":"2012","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2010.5510311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857370"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457087"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653753"},{"key":"ref6","first-page":"212","article-title":"Extending systems-on-chip to the third dimension: Performance, cost and technological tradeoffs","author":"weerasekera","year":"2007","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5261-4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2011.2166961"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7001724\/06917214.pdf?arnumber=6917214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:44Z","timestamp":1642005704000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6917214"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2354752","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}