{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:09:21Z","timestamp":1774966161905,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Spanish Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"crossref","award":["TEC2011-27916"],"award-info":[{"award-number":["TEC2011-27916"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100004233","name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","doi-asserted-by":"crossref","award":["PAID-06-2012-SP20120625"],"award-info":[{"award-number":["PAID-06-2012-SP20120625"]}],"id":[{"id":"10.13039\/501100004233","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Spanish Ministerio de Educaci\u00f3n","award":["AP2010-5178"],"award-info":[{"award-number":["AP2010-5178"]}]},{"DOI":"10.13039\/501100004795","name":"Institut Universitaire de France","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004795","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tcsi.2014.2354753","type":"journal-article","created":{"date-parts":[[2014,10,8]],"date-time":"2014-10-08T14:49:26Z","timestamp":1412779766000},"page":"177-184","source":"Crossref","is-referenced-by-count":30,"title":["One Minimum Only Trellis Decoder for Non-Binary Low-Density Parity-Check Codes"],"prefix":"10.1109","volume":"62","author":[{"given":"Jesus O.","family":"Lacruz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco","family":"Garcia-Herrero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Valls","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Declercq","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2226920"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.924892"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2009.06.070313"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046196"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190668"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2256905"},{"key":"ref16","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2218839"},{"key":"ref18","first-page":"422","article-title":"A 1.15 Gb\/s fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating","author":"park","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISWCS.2011.6125307"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2008.4595129"},{"key":"ref6","article-title":"Low latency T-EMS decoder for NB-LDPC codes","author":"li","year":"0","journal-title":"Conf Rec 47th Asilomar Conf Signals Syst Comput (ASILOMAR) 2013"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.050813.120489"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2047956"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774734"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2007.894088"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4234.681360"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2011.6033826"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7001724\/06917227.pdf?arnumber=6917227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:44Z","timestamp":1641987704000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6917227"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2354753","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}