{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T16:49:23Z","timestamp":1793206163258,"version":"4.5.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tcsi.2014.2359719","type":"journal-article","created":{"date-parts":[[2014,10,21]],"date-time":"2014-10-21T18:53:30Z","timestamp":1413917610000},"page":"90-99","source":"Crossref","is-referenced-by-count":65,"title":["A Sub-Sampling-Assisted Phase-Frequency Detector for Low-Noise PLLs With Robust Operation Under Supply Interference"],"prefix":"10.1109","volume":"62","author":[{"given":"Chun-Wei","family":"Hsu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karthik","family":"Tripurari","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shih-An","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter R.","family":"Kinget","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023156"},{"key":"ref11","year":"0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref13","first-page":"340","article-title":"A low-noise, wide-bw 3.6 GHz digital <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation","author":"hsu","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005716"},{"key":"ref15","first-page":"2442","article-title":"A 6.25 GHz 1 V LC-PLL in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"gu","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref16","first-page":"253","article-title":"A ring-VCO-based sub-sampling PLL CMOS circuit with <ref_formula><tex Notation=\"TeX\">$-$<\/tex><\/ref_formula>119 dBc\/Hz phase noise and 0.73 ps jitter","author":"sogo","year":"2012","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref17","first-page":"248","article-title":"A digitally stabilized type-III PLL using ring VCO with 1.01 psrms integrated jitter in 65 nm CMOS","author":"sai","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273836"},{"key":"ref19","first-page":"362","article-title":"A 2.3 GHz fractional-N dividerless phase-locked loop with <ref_formula><tex Notation=\"TeX\">$-$<\/tex><\/ref_formula>112 dBc\/Hz in-band phase noise","author":"huang","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref4","first-page":"1","article-title":"A 2.2 GHz PLL using a phase-frequency detector with an auxiliary sub-sampling phase detector for in-band noise suppression","author":"hsu","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217856"},{"key":"ref5","author":"yu","year":"2010","journal-title":"Design techniques for frequency synthesizers in highly scaled CMOS technologies"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006225"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032713"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545331"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.848214"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7001724\/06932499.pdf?arnumber=6932499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:43Z","timestamp":1642005703000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6932499\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":19,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2359719","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}