{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T02:45:08Z","timestamp":1784169908698,"version":"3.55.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Research Grants Council","award":["CUHK416113"],"award-info":[{"award-number":["CUHK416113"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/tcsi.2014.2363517","type":"journal-article","created":{"date-parts":[[2014,11,6]],"date-time":"2014-11-06T20:05:24Z","timestamp":1415304324000},"page":"356-365","source":"Crossref","is-referenced-by-count":36,"title":["A Charge Recycling SAR ADC With a LSB-Down Switching Scheme"],"prefix":"10.1109","volume":"62","author":[{"given":"Lei","family":"Sun","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bing","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex K. Y.","family":"Wong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wai Tung","family":"Ng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kong Pang","family":"Pun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905237"},{"key":"ref32","first-page":"246","article-title":"A 65 fJ\/Conversion-step 0-50-MS\/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital","author":"craninckx","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052232"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.553179"},{"key":"ref36","first-page":"270","article-title":"A 2.2\/2.7 fJ\/conversion- step 10\/12 b 40 kS\/s SAR ADC with data-driven noise reduction","author":"harpe","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref35","first-page":"280","article-title":"A 2.4-to-5.2 fJ\/conversion-step 10 b 0.5-to-4 MS\/s SAR ADC with charge-average switching DAC in 90 nm CMOS","author":"liou","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref34","first-page":"241","article-title":"A 1 V 11fJ\/conversion-step 10 bit 10 Ms\/s Asynchronous SAR ADC in 0.18 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex> <\/ref_formula> CMOS","author":"liu","year":"2010","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref10","first-page":"244","article-title":"A 1.9 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> 4.4fJ\/conversion-step 10 b 1MS\/s charge redistribution ADC","author":"van elzakker","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191209"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref14","first-page":"190","article-title":"A resolution-reconfigurable 5-to-10b 0.4 V-to-1 V power scalable SAR ADC","author":"yip","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.3900"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425772"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028449"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161368"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151450"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961113"},{"key":"ref5","first-page":"380","article-title":"A 12b 22.5\/45 MS\/s 3.0 mW 0.059 mm CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref2","first-page":"2040","article-title":"CMOS image sensor with integrated 4Gb\/s camera link transmitter","author":"krymski","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2198350"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2238957"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254551"},{"key":"ref22","first-page":"82","article-title":"A 600 MS\/s 30 mW 0.13- <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS ADC array achieving over 60 dB SFDR with adaptive digital equalization","author":"liu","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"ref24","first-page":"373","article-title":"A 0.7 V 7-to-10 bit 0-to-2MS\/s Flexible SAR ADC for ultra-low-power wireless sensor nodes","author":"harpe","year":"2012","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref23","first-page":"384","article-title":"A 10b 50 MS\/s 820 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> SAR ADC with on-chip digital calibration","author":"yoshioka","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2005.1502637"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7022009\/06949169.pdf?arnumber=6949169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:05:17Z","timestamp":1642003517000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6949169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":36,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2363517","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}