{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:45:49Z","timestamp":1761561949729},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"MSIP (Ministry of Science, ICT, and Planning)"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/tcsi.2014.2364691","type":"journal-article","created":{"date-parts":[[2015,1,26]],"date-time":"2015-01-26T19:28:27Z","timestamp":1422300507000},"page":"468-477","source":"Crossref","is-referenced-by-count":7,"title":["Aggressive Voltage Scaling Through Fast Correction of Multiple Errors With Seamless Pipeline Operation"],"prefix":"10.1109","volume":"62","author":[{"given":"Insup","family":"Shin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687430"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429512"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158121"},{"key":"ref13","author":"patel","year":"2008","journal-title":"?CMOS process variations A critical operation point hypothesis ?"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629294"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.24"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457058"},{"key":"ref18","year":"0","journal-title":"Opencores"},{"key":"ref19","year":"2011","journal-title":"Design Compiler User Guide Synopsys"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798256"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177103"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742886"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419690"},{"key":"ref20","year":"2013","journal-title":"CustomSim User Guide Synopsys"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7022009\/07022020.pdf?arnumber=7022020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:28Z","timestamp":1642006048000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7022020\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2364691","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}