{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:26:21Z","timestamp":1774967181691,"version":"3.50.1"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tcsi.2014.2366811","type":"journal-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T21:45:30Z","timestamp":1421185530000},"page":"2035-2043","source":"Crossref","is-referenced-by-count":92,"title":["Variations in Nanometer CMOS Flip-Flops: Part I\u2014Impact of Process Variations on Timing"],"prefix":"10.1109","volume":"62","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[]},{"given":"Elio","family":"Consoli","sequence":"additional","affiliation":[]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-2427-3"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.23"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378775"},{"key":"ref31","article-title":"Statistical analysis of systematic and random variability of flip-flop race immunity in 130 nm and 90 nm CMOS technologies","author":"neuberger","year":"2007","journal-title":"Proc VLSI-SOC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393979"},{"key":"ref37","year":"2009","journal-title":"Clocking in Modern VLSI Systems"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2080693"},{"key":"ref35","first-page":"812","article-title":"Improving the process variation tolerability of flip-Flops for UDSM circuit design","author":"hwang","year":"2010","journal-title":"Proceedings of ISQED 2010"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.75"},{"key":"ref28","first-page":"180","article-title":"Impact of process variations on pulsed flip-flops: Yield improving circuit-level techniques and comparative analysis","author":"lanuzza","year":"2011","journal-title":"Proc of the PATMOS 2011"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567271"},{"key":"ref29","first-page":"332","article-title":"Impact of process variation on timing characteristics of MTCMOS flip-flops for low-power mobile multimedia applications","author":"hwang","year":"2009","journal-title":"Proc ISIC"},{"key":"ref2","article-title":"A 5.2 GHz microprocessor chip for the IBM zEnterprise system","author":"warnock","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","article-title":"Design solutions for the bulldozer 32 nm SOI 2-core processor module in an 8-Core CPU","author":"fischer","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","first-page":"147","article-title":"Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors","author":"tschanz","year":"2001","journal-title":"Proc ISLPED"},{"key":"ref22","author":"partovi","year":"2001","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref24","first-page":"338","article-title":"A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40 nm CMOS","author":"teh","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672142"},{"key":"ref25","first-page":"482","article-title":"Conditional push-pull pulsed latch with 726 fJ?ps energy delay product in 65 nm CMOS","author":"consoli","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234326"},{"key":"ref54","author":"walpole","year":"2011","journal-title":"Probability and Statistics for Engineers and Scientists"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20040789"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/4.938376"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.726547"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041376"},{"key":"ref40","first-page":"166","article-title":"Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels","author":"zyuban","year":"2002","journal-title":"Proc ISLPED 2002"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041377"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088409"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"2292","DOI":"10.1109\/TCSI.2012.2189046","article-title":"A simple circuit approach to reduce delay variations in domino logic gates","volume":"59","author":"alioto","year":"2012","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015455"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705327"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/cta.757"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033538"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2098426"},{"key":"ref4","first-page":"276","article-title":"The implementation of the next-generation 64b Itanium microprocessor","author":"naffziger","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"96","article-title":"A 3 GHz 64-bit ARMv8 processor in 40 nm bulk CMOS technology","author":"yeung","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"ref5","article-title":"Architectures and circuits for energy-efficient computing","author":"dally","year":"2012","journal-title":"CICC 2012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.896516"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"},{"key":"ref46","author":"nedovic","year":"2003","journal-title":"Clocked storage elements for high-performance applications"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/4.881196"},{"key":"ref48","first-page":"477","article-title":"Low power and high speed explicit-pulsed flip-flops","author":"zhao","year":"2002","journal-title":"Proc MWSCAS"},{"key":"ref47","first-page":"803","article-title":"Conditional techniques for low power consumption flip-flops","volume":"2","author":"nedovic","year":"2001","journal-title":"Proc ICECS"},{"key":"ref42","year":"2003","journal-title":"Transmission-gate based flip-flop"},{"key":"ref41","author":"orshansky","year":"2008","journal-title":"Design for Manufacturability and Statistical Design"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/4.668984"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7166375\/07008531.pdf?arnumber=7008531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:08Z","timestamp":1642006328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7008531\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":54,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2366811","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}