{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:21Z","timestamp":1759147101954},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tcsi.2014.2366813","type":"journal-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T21:45:30Z","timestamp":1421185530000},"page":"835-843","source":"Crossref","is-referenced-by-count":22,"title":["Variations in Nanometer CMOS Flip-Flops: Part II\u2014Energy Variability and Impact of Other Sources of Variations"],"prefix":"10.1109","volume":"62","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[]},{"given":"Elio","family":"Consoli","sequence":"additional","affiliation":[]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234326"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.938376"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20040789"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887809"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7871-4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref18","article-title":"A 5.2 GHz microprocessor chip for the IBM zEnterprise system","author":"warnock","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"96","article-title":"A 3 GHz 64-bit ARMv8 processor in 40 nm bulk CMOS technology","author":"yeung","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041377"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.668984"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041376"},{"key":"ref3","year":"2003","journal-title":"Transmission-gate based flip-flop"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.881196"},{"key":"ref29","author":"narendra","year":"2006","journal-title":"Leakage in Nanometer CMOS Technologies"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"ref8","first-page":"803","article-title":"Conditional techniques for low power consumption flip-flops","volume":"2","author":"nedovic","year":"2001","journal-title":"Proc ICECS"},{"key":"ref7","author":"nedovic","year":"2003","journal-title":"Clocked storage elements for high-performance applications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"ref9","first-page":"477","article-title":"Low power and high speed explicit-pulsed flip-flops","author":"zhao","year":"2002","journal-title":"Proc MWSCAS"},{"key":"ref1","article-title":"Variations in nanometer CMOS flip-flops: Part I?Timing variations due to process variation","author":"alioto","year":"0","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref20","first-page":"276","article-title":"The implementation of the next-generation 64b itanium microprocessor","author":"naffziger","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015455"},{"key":"ref23","author":"weste","year":"2011","journal-title":"CMOS VLSI Design"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2223036"},{"key":"ref25","author":"orshansky","year":"2008","journal-title":"Design for Manufacturability and Statistical Design"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7047256\/07008547.pdf?arnumber=7008547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:46:19Z","timestamp":1642005979000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7008547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":29,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2366813","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}