{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:25:08Z","timestamp":1705015508782},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"CIC"},{"name":"RealTek Corp"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tcsi.2014.2367573","type":"journal-article","created":{"date-parts":[[2014,12,6]],"date-time":"2014-12-06T00:22:15Z","timestamp":1417825335000},"page":"743-751","source":"Crossref","is-referenced-by-count":6,"title":["A 10-Gb\/s, 1.24 pJ\/bit, Burst-Mode Clock and Data Recovery With Jitter Suppression"],"prefix":"10.1109","volume":"62","author":[{"given":"Ming-Chiuan","family":"Su","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Zen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pei-Si","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Hsiang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao-Cheng","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shyh-Jye","family":"Jou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916598"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920096"},{"key":"ref12","first-page":"280","article-title":"A fast power-on 2.2 Gb\/s burst-mode digital CDR with programmable input jitter filtering","author":"choi","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"2858","DOI":"10.1109\/TCSI.2012.2206456","article-title":"A 5.4\/2.7\/1.62-Gb\/s Receiver for DisplayPort Version 1.2 with multi-rate operation scheme","volume":"59","author":"lee","year":"2012","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2264618"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215781"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253414"},{"key":"ref18","first-page":"278","article-title":"A 5 Gb\/s 2.6 mW\/Gb\/s reference-less half-rate PRPLL-based digital CDR","author":"shu","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.165341"},{"key":"ref4","first-page":"531","article-title":"A 0.6?7 Gbps, 1\/7 rate, burst mode clock and data recovery circuit and demultiplexer","author":"chen","year":"2012","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.926736"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433821"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746261"},{"key":"ref8","first-page":"599","article-title":"A 10 Gbps burst-mode CDR circuit in 0.18 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"liang","year":"2006","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280066"},{"key":"ref2","first-page":"224","article-title":"A 20\/10\/5\/2.5 Gbps power-scaling burst-mode CDR using GVCO\/Div2\/DFF tri-mode cells","author":"liang","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006229"},{"key":"ref9","first-page":"228","article-title":"A 10 Gb\/s burst-mode CDR IC in 0.13 <ref_formula> <tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS","author":"nogawa","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","year":"2010","journal-title":"10-Gigabit-Capable Passive Optical Networks (XG-PON) Physical Media Dependent (PMD) Layer Specification"},{"key":"ref22","article-title":"A 10 Gbps, 1.24 pJ\/bit, burst-mode clock and data recovery with jitter suppression","author":"su","year":"2013","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7047256\/06977996.pdf?arnumber=6977996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:50Z","timestamp":1642003190000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6977996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":22,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2367573","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}