{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:44Z","timestamp":1747868744937,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003382","name":"Core Research for Evolutional Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003382","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tcsi.2014.2370171","type":"journal-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T19:30:15Z","timestamp":1418067015000},"page":"844-853","source":"Crossref","is-referenced-by-count":4,"title":["Design Methodology for Highly Reliable, High Performance ReRAM and 3-Bit\/Cell MLC NAND Flash Solid-State Storage"],"prefix":"10.1109","volume":"62","author":[{"given":"Shuhei","family":"Tanakamaru","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Yamazawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsukasa","family":"Tokutomi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheyang","family":"Ning","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2285891"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757459"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170637"},{"key":"ref14","first-page":"119","article-title":"Investigation of verify-programming methods to achieve 10 million cycles for 50 nm <ref_formula><tex Notation=\"TeX\">${\\rm HfO}_{2}$<\/tex><\/ref_formula> ReRAM","author":"higuchi","year":"2012","journal-title":"Proc IEEE Int Memory Workshop"},{"key":"ref15","first-page":"426","article-title":"6.4 Gb\/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers","author":"lee","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","first-page":"432","article-title":"An 8 Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","author":"kawahara","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742862"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref19","first-page":"717","article-title":"Challenges and opportunities for <ref_formula><tex Notation=\"TeX\">${\\rm HfO}_{\\rm x}$<\/tex><\/ref_formula> based resistive random access memory","author":"chen","year":"2011","journal-title":"IEEE Int Electron Devices Meeting Tech Dig"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.221"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582099"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/50202.50214"},{"key":"ref5","first-page":"894","article-title":"TLC\/MLC NAND flash mix-and-match design with exchangeable storage array","author":"hachiya","year":"2013","journal-title":"Ext Abst 2013 Int Conf Solid State Devices Mater"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.197"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.364531"},{"key":"ref2","first-page":"338","article-title":"A 16 Gb ReRAM with 200 MB\/s write and 1 GB\/s read in 27 nm technology","author":"fackenthal","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243826"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755916"},{"key":"ref20","first-page":"220","article-title":"Filament scaling forming technique and level-verify-write scheme with endurance over <ref_formula><tex Notation=\"TeX\">$10^{7}$<\/tex> <\/ref_formula> cycles in ReRAM","author":"kawahara","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1837915.1837917"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228404"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7047256\/06979273.pdf?arnumber=6979273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:50Z","timestamp":1642003190000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6979273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2370171","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}