{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:24:43Z","timestamp":1782969883122,"version":"3.54.5"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Basic Science Research Program"},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Ministry of Science, ICT & Future Planning","award":["NRF-2012R1A1A1041013"],"award-info":[{"award-number":["NRF-2012R1A1A1041013"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tcsi.2014.2370191","type":"journal-article","created":{"date-parts":[[2014,12,6]],"date-time":"2014-12-06T00:22:15Z","timestamp":1417825335000},"page":"635-644","source":"Crossref","is-referenced-by-count":18,"title":["A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier With a Two-Phase PVT-Calibrator for $\\Delta\\Sigma$ PLLs"],"prefix":"10.1109","volume":"62","author":[{"given":"Yongsun","family":"Lee","sequence":"first","affiliation":[{"name":"Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mina","family":"Kim","sequence":"additional","affiliation":[{"name":"Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taeho","family":"Seong","sequence":"additional","affiliation":[{"name":"Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaehyouk","family":"Choi","sequence":"additional","affiliation":[{"name":"Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"xiang","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888780"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.829308"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2180453"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2188656"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320927"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2049780"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2082990"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2134510"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992947"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831802"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227609"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252654"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2008.918166"},{"key":"ref27","first-page":"266","article-title":"15.1 A 0.0066 <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/ref_formula> 780 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/ref_formula> fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique","author":"deng","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2209809"},{"key":"ref6","first-page":"558","author":"li","year":"2011","journal-title":"RF Microelectronics"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2013.2280641"},{"key":"ref5","year":"0","journal-title":"User Equipment (UE) Radio Transmission and Reception"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.913612"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900300"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036433"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006225"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020231"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref25","first-page":"336","article-title":"An all-digital clock generator using a fractionally injection-locked oscillator in 65 nm CMOS","author":"park","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7047256\/06977990.pdf?arnumber=6977990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:44:43Z","timestamp":1745343883000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6977990\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2370191","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}