{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T21:03:09Z","timestamp":1744232589832},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tcsi.2014.2373031","type":"journal-article","created":{"date-parts":[[2014,12,24]],"date-time":"2014-12-24T19:48:48Z","timestamp":1419450528000},"page":"807-815","source":"Crossref","is-referenced-by-count":6,"title":["Selective State Retention Power Gating Based on Formal Verification"],"prefix":"10.1109","volume":"62","author":[{"given":"Shlomo","family":"Greenberg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph","family":"Rabinowicz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erez","family":"Manor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.585288"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566436"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871536"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342728"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423812"},{"key":"ref15","author":"sheets","year":"2006","journal-title":"Standby power management architecture for deep-submicron systems"},{"key":"ref16","author":"rabinowicz","year":"2007","journal-title":"Selective state retention power gating"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090927"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2286029"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-10373-5_15"},{"key":"ref4","author":"henry","year":"2011","journal-title":"Emerging Power-Gating Techniques for Low Power Digital Circuits"},{"key":"ref3","first-page":"32","article-title":"Microarchitectural techniques for power gating of execution units","author":"zhigang","year":"2004","journal-title":"Proc Int Symp Low Power Electron Design (ISPLED)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014201"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.245593"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283877"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1109\/JSSC.2013.2284367","article-title":"An FRAM-based nonvolatile logic MCU SoC exhibiting 100% digital state retention at <ref_formula> <tex Notation=\"TeX\">${\\rm VDD}=0\\ {\\rm V}$<\/tex><\/ref_formula> achieving zero leakage with <ref_formula><tex Notation=\"TeX\">$&#60;$<\/tex> <\/ref_formula>400-ns wakeup time for ULP applications","volume":"49","author":"khanna","year":"2014","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165029"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.73"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/COOLChips.2012.6216587"},{"key":"ref20","year":"0","journal-title":"IEEE Standard for System Verilog Unified Hardware Design Specification and Verification Language"},{"key":"ref22","author":"clarke","year":"1999","journal-title":"Model checking"},{"key":"ref21","year":"2008","journal-title":"Functional Verification"},{"key":"ref24","first-page":"259","article-title":"Extended abstract: Transition traversal coverage estimation for symbolic model checking","author":"xu","year":"2005","journal-title":"Proc ACM\/IEEE Int Conf Formal Methods and Models Co-Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.831197"},{"key":"ref26","volume":"58","author":"biere","year":"2003","journal-title":"Highly Dependable Software"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337610"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7047256\/06998047.pdf?arnumber=6998047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:50Z","timestamp":1642003190000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6998047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2373031","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}