{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,22]],"date-time":"2026-09-22T19:40:44Z","timestamp":1790106044057,"version":"4.0.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tcsi.2014.2373032","type":"journal-article","created":{"date-parts":[[2015,2,23]],"date-time":"2015-02-23T19:18:15Z","timestamp":1424719095000},"page":"654-661","source":"Crossref","is-referenced-by-count":26,"title":["PN-Assisted Deterministic Digital Background Calibration of Multistage Split-Pipelined ADC"],"prefix":"10.1109","volume":"62","author":[{"given":"Sudipta","family":"Sarkar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brian","family":"Elies","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856291"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.735532"},{"key":"ref13","year":"0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908598"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/9780470374122"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923724"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378334"},{"key":"ref6","first-page":"77","article-title":"A 13-bit 60 MS\/s split pipelined ADC with background gain and mismatch error calibration","author":"ding","year":"2013","journal-title":"Proc IEEE A-SSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672081"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.0357"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2034077"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2011.5741157"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2087990"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7047256\/07047194.pdf?arnumber=7047194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:49Z","timestamp":1642003189000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7047194\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":15,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2373032","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}