{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T01:22:19Z","timestamp":1768785739130,"version":"3.49.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tcsi.2014.2377411","type":"journal-article","created":{"date-parts":[[2014,12,24]],"date-time":"2014-12-24T19:48:48Z","timestamp":1419450528000},"page":"680-688","source":"Crossref","is-referenced-by-count":13,"title":["Implementation of Quantized-State System Models for a PLL Loop Filter Using Verilog-AMS"],"prefix":"10.1109","volume":"62","author":[{"given":"Anders","family":"Jakobsson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adriana","family":"Serban","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaofang","family":"Gong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"2013","journal-title":"SystemC AMS 2 0 Standard Release 2 0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2005.4633558"},{"key":"ref12","first-page":"1","article-title":"Modeling and simulation to the design of <ref_formula> <tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> fractional-n frequency synthesizer","author":"huang","year":"2007","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IWVDVT.2005.1504466"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"383","DOI":"10.1109\/YCICT.2009.5382336","article-title":"Behavioral modeling and simulation of analog\/mixed-signal systems using verilog-AMS","author":"gang","year":"2009","journal-title":"Proc IEEE Youth Conf Inf Comput Telecommun (YC-ICT)"},{"key":"ref15","first-page":"411","article-title":"A fast and accurate system C-AMS model for PLL","author":"ma","year":"2011","journal-title":"Proc 14th Int Conf Mixed Design Integr Circuits Syst (MIXDES'07)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894327"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.844236"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379930"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027799"},{"key":"ref4","author":"perrott","year":"2014","journal-title":"CppSim Reference Manual Release 5 3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012676"},{"key":"ref6","year":"2002","journal-title":"IEEE Standard for Verilog Register Transfer Level Synthesis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256191"},{"key":"ref8","year":"2009","journal-title":"Verilog-AMS Language Reference Manual Release 2 3 1"},{"key":"ref7","year":"2000","journal-title":"IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis"},{"key":"ref2","first-page":"1081","article-title":"Modeling of fractional-N division frequency synthesizers with simulink and Matlab","volume":"2","author":"brigati","year":"0","journal-title":"Proc 8th IEEE Int Conf Electron Circuits Syst (ICECS 2001)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783095"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/82.799677"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76946"},{"key":"ref22","first-page":"123","article-title":"Quantized state systems. A DEVS approach for continuous system simulation","volume":"18","author":"kofman","year":"2001","journal-title":"Trans SCS"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2000.888368"},{"key":"ref24","author":"bernard zeigler","year":"2000","journal-title":"Theory of Modeling and Simulation"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1177\/0037549702078002206"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TAU.1967.1161901"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2009.5338892"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7047256\/06998096.pdf?arnumber=6998096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:50Z","timestamp":1642003190000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6998096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2014.2377411","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}