{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:22:40Z","timestamp":1772119360228,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015]]},"DOI":"10.1109\/tcsi.2015.2388837","type":"journal-article","created":{"date-parts":[[2015,1,28]],"date-time":"2015-01-28T19:47:39Z","timestamp":1422474459000},"page":"1-9","source":"Crossref","is-referenced-by-count":20,"title":["Offset-Compensated Cross-Coupled PFET Bit-Line Conditioning and Selective Negative Bit-Line Write Assist for High-Density Low-Power SRAM"],"prefix":"10.1109","author":[{"given":"Hanwool","family":"Jeong","sequence":"first","affiliation":[]},{"given":"Taewon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Younghwi","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Taejoong","family":"Song","sequence":"additional","affiliation":[]},{"given":"Gyuhong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyo-sig","family":"Won","sequence":"additional","affiliation":[]},{"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"386","article-title":"A 100 nm double-stacked 500 MHz 72 Mb separate-I\/O synchronous SRAM with automatic cell-bias scheme and adaptive block redundancy","author":"sohn","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"15","article-title":"An SRAM design in 65 nm and 45 nm technology nodes featuring read and write-assist circuits to expand operating voltage","author":"pilo","year":"2006","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609437"},{"key":"ref13","first-page":"1","article-title":"Scaling of 32 nm low power SRAM with high-K metal gate","author":"yang","year":"2008","journal-title":"Int Electron Devices Meeting (IEDM) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2029114"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630041"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654259"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032698"},{"key":"ref4","first-page":"214t","article-title":"Enhancing SRAM performance by advanced FinFET device and circuit technology collaboration for 14 nm node and beyond","author":"endo","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref3","first-page":"232","article-title":"A 14 nm FinFET 128Mb 6T SRAM with VMIN-enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2241767"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref8","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}^{2}$<\/tex> <\/ref_formula> cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"16","article-title":"Modeling of width quantization induced variations in logic FinFETs for 22 nm and beyond","author":"lin","year":"2011","journal-title":"Proc Symp VLSI Technol"},{"key":"ref2","first-page":"316","article-title":"A 20 nm 112Mb SRAM in high- <ref_formula><tex Notation=\"TeX\">$\\kappa$<\/tex><\/ref_formula> metal-gate with assist circuitry for low-leakage and low-VMIN applications","author":"chang","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479707"},{"key":"ref1","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM Design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/16.711362"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el:20070394"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0092"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref26","first-page":"425","article-title":"New category ultra-thin notchless 6T SRAM cell layout topologies for sub-22 nm","author":"mann","year":"2011","journal-title":"Proc Int Symp Quality Electron Design (ISQED)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2009.5201375"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7070848\/07024942.pdf?arnumber=7024942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:33Z","timestamp":1642006053000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7024942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2388837","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}