{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T07:33:07Z","timestamp":1765438387190,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1053838"],"award-info":[{"award-number":["CCF-1053838"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/tcsi.2015.2402938","type":"journal-article","created":{"date-parts":[[2015,3,28]],"date-time":"2015-03-28T22:44:07Z","timestamp":1427582647000},"page":"1156-1164","source":"Crossref","is-referenced-by-count":15,"title":["Low-Power Clock Distribution Using a Current-Pulsed Clocked Flip-Flop"],"prefix":"10.1109","volume":"62","author":[{"given":"Riadul","family":"Islam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew R.","family":"Guthaus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/ICVD.2005.18","article-title":"A low-power current-mode clock distribution scheme for multi-GHz NoC-based SoCs","author":"narasimhan","year":"2005","journal-title":"Proc 18th Int Conf VLSI Design"},{"key":"ref11","first-page":"132","article-title":"A low-power low-skew current-mode clock distribution network in 90 nm CMOS technology","author":"kancharapu","year":"2011","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI (ISVLSI)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865357"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488544"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2096483"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2213280"},{"journal-title":"FreePDK45","year":"0","key":"ref18"},{"journal-title":"ISPD 2009 Clock Network Synthesis Contest","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465542"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.929648"},{"key":"ref6","first-page":"1181","article-title":"An MOS current mode logic (MCML) circuit for low-power sub-GHz processors","volume":"e75 c","author":"yamashina","year":"1992","journal-title":"IEICE Trans Electron"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2442087.2442102"},{"key":"ref8","first-page":"1","article-title":"A variation tolerant current-mode signaling scheme for on-chip interconnects","volume":"pp","author":"dave","year":"2012","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref2","first-page":"232","article-title":"Physical design of a fourth-generation power ghz microprocessor","author":"anderson","year":"2001","journal-title":"Proc ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"journal-title":"CMOS current-mode circuits for data communications","year":"2007","author":"yuan","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893588"},{"journal-title":"The International Technology Roadmap for Semiconductors","year":"0","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853602"},{"key":"ref23","first-page":"145","article-title":"Threshold voltage mismatch <ref_formula> <tex Notation=\"TeX\">$(\\Delta{\\rm VT})$<\/tex><\/ref_formula> fault modeling","author":"de gyvez","year":"2003","journal-title":"Proc 21st VLSI Test Symp"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7070848\/07070891.pdf?arnumber=7070891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:33Z","timestamp":1641988053000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7070891\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2402938","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}