{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:04:26Z","timestamp":1740139466592,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61274028"],"award-info":[{"award-number":["61274028"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Science and Technology Major Project of China","award":["2013ZX01033-001-001"],"award-info":[{"award-number":["2013ZX01033-001-001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tcsi.2015.2403031","type":"journal-article","created":{"date-parts":[[2015,4,15]],"date-time":"2015-04-15T14:46:29Z","timestamp":1429109189000},"page":"1362-1371","source":"Crossref","is-referenced-by-count":7,"title":["Logic-DRAM Co-Design to Exploit the Efficient Repair Technique for Stacked DRAM"],"prefix":"10.1109","volume":"62","author":[{"given":"Minjie","family":"Lv","sequence":"first","affiliation":[]},{"given":"Hongbin","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Qiwei","family":"Ren","sequence":"additional","affiliation":[]},{"given":"Bing","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Jingmin","family":"Xin","sequence":"additional","affiliation":[]},{"given":"Nanning","family":"Zheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"81","article-title":"An integrated ECC and redundancy repair scheme for memory reliability enhancement","author":"su","year":"2005","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.52"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2246235"},{"key":"ref13","first-page":"354","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"journal-title":"Antifuse circuitry for post-package DRAM repair","year":"2001","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1109\/4.982432","article-title":"A post-package bit-repair scheme using static latches with bipolar-voltage programmable antifuse circuit for high-density DRAMs","volume":"37","author":"wee","year":"2002","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","first-page":"1","article-title":"Global built-in self-repair for 3D memories with redundancy sharing and parallel testing","author":"wang","year":"2011","journal-title":"Proc IEEE Int 3D Syst Integr Conf (3DIC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-012-5314-3"},{"key":"ref18","first-page":"1","article-title":"3D-IC BISR for stacked memories using cross-die spares","author":"chi","year":"2012","journal-title":"Proc Int Symp VLSI Design Autom Test (VLSI-DAT)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.65704"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1408","DOI":"10.1109\/4.871316","article-title":"An antifuse EPROM circuitry scheme for field-programmable repair in DRAM","volume":"35","author":"wee","year":"2000","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653703"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/978-1-4419-7958-2_2","author":"horiguchi","year":"2011","journal-title":"Nanoscale Memory Repair"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2170593"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654160"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2010.5496702"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.105"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1145\/1394608.1382159","article-title":"3D-stacked memory architectures for multi-core processors","author":"loh","year":"2008","journal-title":"Proc ACM SIGARCH Comput Archit News"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2051466"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICISS.1997.630243"},{"journal-title":"JEDEC Standard","article-title":"Wide I\/O single data rate","year":"2011","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.259"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1147\/rd.285.0636"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"ref26","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Labs"},{"key":"ref25","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"tarr","year":"1984","journal-title":"Electronics"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7097101\/07086351.pdf?arnumber=7086351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:48:01Z","timestamp":1641988081000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7086351\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":27,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2403031","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}