{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,15]],"date-time":"2026-09-15T03:27:10Z","timestamp":1789442830595,"version":"build-2803163510"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Agilent Technologies and LSI Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tcsi.2015.2403035","type":"journal-article","created":{"date-parts":[[2015,4,20]],"date-time":"2015-04-20T18:50:56Z","timestamp":1429555856000},"page":"1306-1314","source":"Crossref","is-referenced-by-count":24,"title":["Comprehensive Background Calibration of Time-Interleaved Analog-to-Digital Converters"],"prefix":"10.1109","volume":"62","author":[{"given":"Benwei","family":"Xu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2061630"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109511"},{"key":"ref13","first-page":"84","article-title":"A 2.8 GS\/s 44.6 mW time-interleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS","author":"stepanovic","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref14","author":"stepanovic","year":"2012","journal-title":"Calibration Techniques for Time-Interleaved SAR A\/D Converters"},{"key":"ref15","first-page":"242","article-title":"A 70 dB SNDR 200 MS\/s 2.3 mW dynamic pipelined SAR ADC in 28 nm digital CMOS","author":"verbruggen","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref16","first-page":"378","article-title":"A 90GS\/s 8 b 667 mW 64x interleaved SAR ADC in 32 nm digital SOI CMOS","author":"kull","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","first-page":"382","article-title":"A 20 GHz-BW 6 b 10GS\/s 32 mW time-interleaved SAR ADC with master T&H in 28 nm UTBB FDSOI technology","author":"tual","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757481"},{"key":"ref19","first-page":"2456","article-title":"Background calibration of time-interleaved ADC using direct derivative information","author":"xu","year":"2013","journal-title":"Proc IEEE ISCAS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487816"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804327"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"ref5","first-page":"466","article-title":"A 14 b 2.5 GS\/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction","author":"setterberg","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1072","DOI":"10.1109\/TMTT.2005.843487","article-title":"A comprehensive digital correction of mismatch errors for a 400-msamples\/s 80-dB SFDR time-interleaved analog-to-digital converter","volume":"53","author":"seo","year":"2005","journal-title":"IEEE Trans Microw Theory Tech"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164301"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/81.915383"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177005"},{"key":"ref9","first-page":"182","article-title":"A 12 b 1GS\/s SiGe BiCMOS two-way time-interleaved pipeline ADC","author":"payne","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672081"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7097101\/07089312.pdf?arnumber=7089312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:48:01Z","timestamp":1642006081000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7089312\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":20,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2403035","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}