{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T15:26:28Z","timestamp":1773674788813,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003977","name":"Israel Science Foundation","doi-asserted-by":"publisher","award":["1678\/13"],"award-info":[{"award-number":["1678\/13"]}],"id":[{"id":"10.13039\/501100003977","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/tcsi.2015.2411778","type":"journal-article","created":{"date-parts":[[2015,4,28]],"date-time":"2015-04-28T14:46:22Z","timestamp":1430232382000},"page":"1382-1391","source":"Crossref","is-referenced-by-count":10,"title":["Mixing Drivers in Clock-Tree for Power Supply Noise Reduction"],"prefix":"10.1109","volume":"62","author":[{"given":"Yakov","family":"Kaplan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shmuel","family":"Wimer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547520"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref12","article-title":"Clock scheduling for power supply noise suppression using genetic algorithm with selective gene therapy","author":"d lam","year":"0","journal-title":"Proc IEEE 4th Int Symp Quality Electron Design 2003"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228893"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0261-0","author":"xanthopoulos","year":"2009","journal-title":"Clocking in Modern VLSI Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065629"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2288698"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009187"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497574"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681608"},{"key":"ref4","first-page":"5","article-title":"Chip-package resonance in core power supply structures for a high power microprocessor","author":"smith","year":"2001","journal-title":"ASME Int Electron Packag Tech Conf Exhib"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref6","author":"salman","year":"2012","journal-title":"High Performance Integrated Circuits"},{"key":"ref5","author":"weste","year":"2011","journal-title":"Integrated Circuit Design"},{"key":"ref8","article-title":"Power supply noise reduction by clock scheduling with gate-level current waveform estimation","volume":"2","author":"kim","year":"0","journal-title":"Proc IEEE Int SoC Design Conf (ISOCC)"},{"key":"ref7","author":"wang","year":"2009","journal-title":"Electronic Design Automation Synthesis Verification and Test"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0261-0","author":"xanthopoulos","year":"2009","journal-title":"Clocking in Modern VLSI Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71601-5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450398"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2066650"},{"key":"ref21","first-page":"765","article-title":"Clock buffer polarity assignment considering capacitive load","author":"lu","year":"2010","journal-title":"Proc 11th IEEE Int Symp Quality Electron Des (ISQED)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/54.329447"},{"key":"ref23","author":"sarrafzadeh","year":"1996","journal-title":"An Introduction to VLSI Physical Design"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.10.002"},{"key":"ref25","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7097101\/07097114.pdf?arnumber=7097114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:48:01Z","timestamp":1641988081000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7097114\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2411778","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}