{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T22:01:58Z","timestamp":1649109718785},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/tcsi.2015.2416814","type":"journal-article","created":{"date-parts":[[2015,5,25]],"date-time":"2015-05-25T18:37:26Z","timestamp":1432579046000},"page":"1538-1545","source":"Crossref","is-referenced-by-count":3,"title":["SRAM Design for 22-nm ETSOI Technology: Selective Cell Current Boosting and Asymmetric Back-Gate Write-Assist Circuit"],"prefix":"10.1109","volume":"62","author":[{"given":"Younghwi","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juhyun","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung Chul","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geoffrey","family":"Yeap","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM Design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"316","article-title":"A 20 nm 112 Mb SRAM in High- <ref_formula><tex Notation=\"TeX\">$\\kappa$<\/tex><\/ref_formula> Metal-Gate with assist circuitry for low-leakage and low-VMIN applications","author":"chang","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"232","article-title":"A 14 nm FinFET 128 Mb 6T SRAM with <ref_formula><tex Notation=\"TeX\">${\\rm V}_{\\rm MIN}$<\/tex><\/ref_formula>-enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2029114"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032698"},{"key":"ref17","year":"0","journal-title":"BSIM-IMG 101 0 Independent Multi-Gate MOSFET Model"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref4","first-page":"43","article-title":"FDSOI CMOS with dielectrically-isolated back gates and 30 nm LG high-k\/metal gate","author":"khater","year":"2010","journal-title":"VLSI Symp Tech Dig"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2040664"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2160180"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2030657"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.882891"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424422"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2028057"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2205693"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7112573\/07112592.pdf?arnumber=7112592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:50:44Z","timestamp":1642006244000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7112592\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":19,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2416814","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}