{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:37:16Z","timestamp":1781887036756,"version":"3.54.5"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tcsi.2015.2423792","type":"journal-article","created":{"date-parts":[[2015,6,26]],"date-time":"2015-06-26T23:00:29Z","timestamp":1435359629000},"page":"1863-1872","source":"Crossref","is-referenced-by-count":5,"title":["Low Power Analog and Digital (7,5) Convolutional Decoders in 65 nm CMOS"],"prefix":"10.1109","volume":"62","author":[{"given":"Reza","family":"Meraji","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S. M.","family":"Yasser Sherazi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John B.","family":"Anderson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Henrik","family":"Sjoland","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Viktor","family":"Owall","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","first-page":"229","article-title":"A 1?100 Mb\/s 0.5?9.9 mW LDPC convolutional code decoder for body area network","author":"chen","year":"2014","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572158"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2011.6126698"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1968.1049925"},{"key":"ref30","author":"yeo","year":"2005","journal-title":"Low-Voltage Low-Power VLSI Subsystems"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015688"},{"key":"ref36","first-page":"448","article-title":"A 100-fJ\/cycle sub-VT decimation filter chain in 65 nm CMOS","author":"sherazi","year":"2012","journal-title":"Proc IEEE Int Conf Electron Circuits Syst"},{"key":"ref35","first-page":"349","article-title":"A 3 uW 500 kbs ultra low power analog decoder with digital I\/O in 65 nm CMOS","author":"meraji","year":"2013","journal-title":"Proc IEEE Int Conf Electron Circuits Syst"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938233"},{"key":"ref10","first-page":"362","article-title":"All analog decoder for a binary (18,9,5) tail-biting trellis code","author":"lustenberger","year":"1999","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.923167"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2134550"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"753","DOI":"10.1109\/JSSC.2005.843628","article-title":"A 0.35- <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS analog turbo decoder for the 40-bit rate 1\/3 UMTS channel code","volume":"40","author":"vogrig","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820845"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.859773"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883329"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.05.001"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042255"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2194176"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1974.1055186"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.04.002"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.925402"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231040"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref29","author":"van der meer","year":"2006","journal-title":"Low-Power Deep Sub-Micron CMOS Logic"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2157505"},{"key":"ref8","first-page":"146","article-title":"Iterative sum-product decoding with analog VLSI","author":"loeliger","year":"1998","journal-title":"Proc IEEE Int Symp Inf Theory"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.1998.708738"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170632"},{"key":"ref9","first-page":"356","article-title":"An analog 0.25 <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> BiCMOS tailbiting MAP decoder","author":"moerz","year":"2000","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2186681"},{"key":"ref20","first-page":"181","article-title":"750 Mb\/s 17 pJ\/b 90 nm CMOS (120,75) TS-LDPC min-sum based analog decoder","author":"abolfazli","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"2010","DOI":"10.1109\/JSSC.2003.818134","article-title":"A 13.3-Mb\/s 0.35- <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> CMOS analog turbo decoder IC with a configurable interleaver","volume":"38","author":"gaudet","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","first-page":"114","article-title":"A 1.6- <ref_formula><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex> <\/ref_formula> 38-mW 1.5-Gb\/s LDPC decoder enabled by refresh-free embedded DRAM","author":"park","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref24","first-page":"201","article-title":"A (50,2,4) nonbinary LDPC convolutional code decoder chip over GF(256) in 90 nm CMOS","author":"lin","year":"2012","journal-title":"Proc IEEE Asian Solid State Circuits Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5505954"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398044"},{"key":"ref25","first-page":"422","article-title":"A 1.15Gb\/s fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating","author":"park","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7132651\/07132814.pdf?arnumber=7132814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:25Z","timestamp":1642006045000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7132814\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":38,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2423792","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}