{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T00:54:49Z","timestamp":1648515289473},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tcsi.2015.2423795","type":"journal-article","created":{"date-parts":[[2015,7,24]],"date-time":"2015-07-24T18:43:05Z","timestamp":1437763385000},"page":"1899-1907","source":"Crossref","is-referenced-by-count":2,"title":["Modeling of Resistance in FinFET Local Interconnect"],"prefix":"10.1109","volume":"62","author":[{"given":"Ning","family":"Lu","sequence":"first","affiliation":[]},{"given":"Richard A.","family":"Wachnik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"71","article-title":"A 14 nm logic technology featuring 2nd-generation FinFET transistors, air-gapped interconnect, self-aligned double patterning and a <ref_formula><tex Notation=\"TeX\">$0.0588\\mu{\\rm m}^{2}$<\/tex> <\/ref_formula> SRAM cell size","author":"natarajan","year":"2014","journal-title":"Proc Int Electron Devices Meet (IEDM)"},{"key":"ref3","first-page":"48","article-title":"An enhanced 16 nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu\/low-k interconnect for low power and high performance applications","author":"wu","year":"2014","journal-title":"Proc Int Electron Devices Meet (IEDM)"},{"key":"ref10","first-page":"762","article-title":"Discreteness and distribution of drain currents in FinFETs","volume":"2","author":"lu","year":"2012","journal-title":"Proc NSTI-Nanotech"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.848098"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946027"},{"key":"ref5","first-page":"74","article-title":"High performance 14 nm SOI FinFET CMOS technology with <ref_formula><tex Notation=\"TeX\">$0.0174\\mu{\\rm m}^{2}$<\/tex> <\/ref_formula> embedded DRAM and 15 levels of Cu metallization","author":"lin","year":"2014","journal-title":"Proc Int Electron Devices Meet (IEDM)"},{"key":"ref12","first-page":"1243","article-title":"Characterization, simulation, modeling of FET source\/drain diffusion resistance","author":"lu","year":"2006","journal-title":"Proc IEEE Custom Integrated Circuit Conf (CICC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2246790"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2028377"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330653"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2274511"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330657"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7166375\/07166403.pdf?arnumber=7166403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:08Z","timestamp":1642006328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7166403\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":12,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2423795","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}