{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:15:34Z","timestamp":1781108134204,"version":"3.54.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC-100-2220-E-002-013"],"award-info":[{"award-number":["NSC-100-2220-E-002-013"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"name":"VIA Labs, Inc.","award":["100-S-C47"],"award-info":[{"award-number":["100-S-C47"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tcsi.2015.2423798","type":"journal-article","created":{"date-parts":[[2015,6,8]],"date-time":"2015-06-08T14:26:22Z","timestamp":1433773582000},"page":"1794-1804","source":"Crossref","is-referenced-by-count":24,"title":["Byte-Reconfigurable LDPC Codec Design With Application to High-Performance ECC of NAND Flash Memory Systems"],"prefix":"10.1109","volume":"62","author":[{"given":"Yu-Min","family":"Lin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huai-Ting","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ming-Han","family":"Chung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"An-Yeu","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2005.861667"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2006.880240"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2007.907507"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2009.090816"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2043965"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2125030"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.925402"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.2625"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511803253"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.25"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265314"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2222399"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272052"},{"key":"ref5","first-page":"222","article-title":"A 45 nm 6 b\/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine","author":"ho","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.916606"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2007.893976"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2010.5716618"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638131"},{"key":"ref22","year":"2006","journal-title":"Message passing memory and barrel shifter arrangement in LDPC (low density parity check) decoder supporting multiple LDPC codes"},{"key":"ref21","first-page":"2732","article-title":"High-throughput QC-LDPC decoder with cost-effective early termination ccheme for non-volatile memory systems","author":"lin","year":"2014","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1109\/TCSII.2014.2312640","article-title":"Realizing unequal error correction for nand flash memory at minimal read latency overhead","volume":"61","author":"li","year":"2014","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938161"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362854"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7132651\/07119615.pdf?arnumber=7119615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:47:25Z","timestamp":1641988045000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7119615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":25,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2423798","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}