{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T09:40:43Z","timestamp":1649065243396},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tcsi.2015.2434098","type":"journal-article","created":{"date-parts":[[2015,6,4]],"date-time":"2015-06-04T18:50:50Z","timestamp":1433443850000},"page":"1699-1706","source":"Crossref","is-referenced-by-count":1,"title":["Effect of OPAMP Input Offset on Continuous-Time &lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$\\Delta\\Sigma$&lt;\/tex&gt;&lt;\/formula&gt; Modulators With Current-Mode DACs"],"prefix":"10.1109","volume":"62","author":[{"given":"Rui","family":"Wang","sequence":"first","affiliation":[]},{"given":"Deping","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Tianshi","family":"He","sequence":"additional","affiliation":[]},{"given":"Jinghong","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yang","family":"You","sequence":"additional","affiliation":[]},{"given":"Ping","family":"Gui","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref11","first-page":"172","article-title":"A 100dB SNR 2.5MS\/s output data rate <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> ADC","author":"brewer","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.841594"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2039257"},{"key":"ref4","first-page":"158","article-title":"A 20mW 61dB SNDR (60MHz BW) 1b 3<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{\\rm rd}$<\/tex><\/formula>-order ontinuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS","author":"srinivasan","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"156","article-title":"A 15mW 3. 6GS\/s CT <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula> ADC with 36MHz Bandwidth and 83dB DR in 90nm CMOS","author":"shettigar","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010978"},{"key":"ref8","first-page":"160","article-title":"A 10 MHz BW 50 fJ\/conv. continuous time <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> modulator with high-order single opamp integrator using optimization-based design method","author":"matsukawa","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","first-page":"414","article-title":"A 69.8 dB SNDR 3<formula formulatype=\"inline\"><tex Notation=\"TeX\">$^{\\rm rd}$<\/tex><\/formula>-order continuous time delta-sigma modulator with an ultimate low power tuning system for a worldwide digital TV-receiver","author":"matsukawa","year":"2010","journal-title":"Proc CICC"},{"key":"ref2","first-page":"480","article-title":"A 235mW CT 0?3 MASH ADC achieving?167dBFS\/Hz NSD with 53 MHz BW","author":"dong","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"470","article-title":"A 4GHz CT <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula> ADC with 70dB DR and?74dBFS THD in 125MHz BW","author":"bolatkale","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"i-1072-5","article-title":"Modeling and optimization of low pass continuous-time sigma-delta modulators for clock jitter noise reduction","author":"hern\ufffdndez","year":"2004","journal-title":"Proc ISCAS '04"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7132651\/07118252.pdf?arnumber=7118252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:25Z","timestamp":1642006045000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7118252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":13,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2434098","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}