{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T21:49:35Z","timestamp":1792964975498,"version":"4.5.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1343389"],"award-info":[{"award-number":["1343389"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tcsi.2015.2440737","type":"journal-article","created":{"date-parts":[[2015,7,24]],"date-time":"2015-07-24T14:43:05Z","timestamp":1437748985000},"page":"2013-2023","source":"Crossref","is-referenced-by-count":8,"title":["A Linearized Model for the Design of Fractional-&lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$N$&lt;\/tex&gt;&lt;\/formula&gt; Digital PLLs Based on Dual-Mode Ring Oscillator FDCs"],"prefix":"10.1109","volume":"62","author":[{"given":"Colin","family":"Weltin-Wu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eythan","family":"Familier","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ian","family":"Galton","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908763"},{"key":"ref11","first-page":"389","article-title":"A 1 MHz-bandwidth type-I <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> fractional-N synthesizer for WiMAX applications","author":"hedayati","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/18.335895"},{"key":"ref13","first-page":"562","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"2776","DOI":"10.1109\/JSSC.2008.2005704","article-title":"A low-noise, wide-BW 3.6 GHz digital <ref_formula> <tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex><\/ref_formula> fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation","volume":"43","author":"hsu","year":"2008","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref16","first-page":"464","article-title":"A 13 b 315fsrms 2 mW 500 MS\/s 1 MHz bandwidth highly digital time-to-digital converter using switched ring oscillators","author":"elshazly","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2305651"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.553171"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005435"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063114"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361523"},{"key":"ref6","author":"venerus","year":"2013","journal-title":"Delta-sigma FDC based fractional-N PLLs with multi-rate quantizing dynamic element matching"},{"key":"ref5","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831598"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2221197"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870894"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.938372"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2114897"},{"key":"ref22","article-title":"A 4.4?5.4 GHz digital fractional-N PLL using <ref_formula><tex Notation=\"TeX\">$\\Delta\\Sigma$<\/tex> <\/ref_formula> frequency-to-digital converter","author":"talegaonkar","year":"2014","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref21","first-page":"317","article-title":"A 5.8 GHz digital arbitrary phase-setting type II PLL in 65 nm CMOS with 2.25o resolution","author":"li","year":"2012","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref24","year":"0","journal-title":"Phase Noise Guide Agilent Technologies PSA Series Spectrum Analyzers Option 226"},{"key":"ref23","year":"0","journal-title":"IEEE Standard Definitions of Physical Quantities for Fundamental Frequency and Time Metrology-Random Instabilities"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.551926"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7166375\/07166408.pdf?arnumber=7166408","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:52:08Z","timestamp":1641988328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7166408\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":26,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2440737","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}