{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T10:16:26Z","timestamp":1747736186144},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"ENIAC JU","award":["120227"],"award-info":[{"award-number":["120227"]}]},{"name":"ESiP (Efficient Silicon Multi-Chip SiP Integration; Reliability, Failure Analysis and Test)"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/tcsi.2015.2441964","type":"journal-article","created":{"date-parts":[[2015,6,16]],"date-time":"2015-06-16T18:44:54Z","timestamp":1434480294000},"page":"1737-1746","source":"Crossref","is-referenced-by-count":10,"title":["A 40 nm CMOS I\/O Pad Design With Embedded Capacitive Coupling Receiver for Non-Contact Wafer Probe Test"],"prefix":"10.1109","volume":"62","author":[{"given":"Eleonora Franchi","family":"Scarselli","sequence":"first","affiliation":[]},{"given":"Luca","family":"Perilli","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Perugini","sequence":"additional","affiliation":[]},{"given":"Roberto","family":"Canegallo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123625"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.919502"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2061653"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569388"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2010.2049355"},{"key":"ref16","first-page":"230","article-title":"6 W\/25 mm2 inductive power transfer for non-contact waver-level testing","author":"radecki","year":"0","journal-title":"2011 ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2217765"},{"key":"ref18","first-page":"368","article-title":"Circuit techniques to enable 430Gb\/s\/mm2proximity communication","author":"hopkins","year":"0","journal-title":"2007 IEEE ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914762"},{"key":"ref4","article-title":"Creating options for 3D-SIC testing","author":"marinissen","year":"0","journal-title":"Proc 2013 Int Symp VLSI Design Autom Test (VLSI-DAT)"},{"key":"ref3","article-title":"Test Challenges for 3D integration","author":"bottoms","year":"0","journal-title":"Proc 2011 Proc Custom Integr Circuit Conf (CICC)"},{"key":"ref6","year":"0","journal-title":"ITRS 2013 International Roadmap for Semiconductors Test and Test Equipment"},{"key":"ref5","article-title":"A challenge of 150 K probes on 300 mm","author":"sasaki","year":"0","journal-title":"Proc 2009 IEEE Semicond Wafer Test Workshop"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751456"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2027966"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090751"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160790"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.24"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783056"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642690"},{"key":"ref24","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits"},{"key":"ref23","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7132651\/07124542.pdf?arnumber=7124542","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:25Z","timestamp":1642006045000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7124542\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":24,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2441964","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}