{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T01:11:12Z","timestamp":1704849072057},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"FLASH Design Team"},{"name":"Memory Division"},{"name":"Samsung Electronics Co., Ltd"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/tcsi.2015.2452352","type":"journal-article","created":{"date-parts":[[2015,7,24]],"date-time":"2015-07-24T18:43:05Z","timestamp":1437763385000},"page":"2091-2102","source":"Crossref","is-referenced-by-count":7,"title":["Temperature-Tracking Sensing Scheme With Adaptive Precharge and Noise Compensation Scheme in PRAM"],"prefix":"10.1109","volume":"62","author":[{"given":"Junyoung","family":"Ko","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jisu","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngdon","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. K.","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382597"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2095502"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.900176"},{"key":"ref13","year":"2009","journal-title":"Nonvolatile memory device using variable resistive element"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/TCSII.2008.923411","article-title":"Numerical estimation of yield in sub-100-nm SRAM design using Monte Carlo simulation","volume":"55","author":"nho","year":"2008","journal-title":"IEEE Trans Circuit Syst II Exp Briefs"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1109\/JSSC.2006.888349","article-title":"A 0.1- <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> 1.8-V 256-Mb phage-change random access memory (PRAM) with 66-MHz synchronous burst-read operation","volume":"42","author":"kang","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","first-page":"46","article-title":"A 20 nm 1.8 V 8 Gb PRAM with 40 MB\/s program bandwidth","author":"choi","year":"2012","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"ref5","first-page":"500","article-title":"A 58 nm 1.8 V 1 Gb PRAM with 6.4 MB\/s Program BW","author":"chung","year":"2011","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511164"},{"key":"ref7","first-page":"5","article-title":"Future memory technology: Challenges and opportunities","author":"kim","year":"2008","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1109\/JSSC.2004.837974","article-title":"A 0.18- <ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/ref_formula> 3.0-V 64-Mb nonvolatile phase-transition random access memory (PRAM)","volume":"40","author":"choi","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref9","first-page":"907","article-title":"Highly manufacturable high density phase change memory of 64 Mb and beyond","author":"ahn","year":"2004","journal-title":"IEDM Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7166375\/07166409.pdf?arnumber=7166409","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:08Z","timestamp":1642006328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7166409\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":15,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2452352","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}