{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:41:07Z","timestamp":1780674067073,"version":"3.54.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Industrial Technology Research Institute, Taiwan"},{"DOI":"10.13039\/501100001868","name":"National Science Council, Taiwan","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/tcsi.2015.2477575","type":"journal-article","created":{"date-parts":[[2015,9,25]],"date-time":"2015-09-25T19:03:27Z","timestamp":1443207807000},"page":"2411-2422","source":"Crossref","is-referenced-by-count":43,"title":["A Fast-Locking All-Digital Phase-Locked Loop With Dynamic Loop Bandwidth Adjustment"],"prefix":"10.1109","volume":"62","author":[{"given":"Jung-Mao","family":"Lin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ching-Yuan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.926975"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433839"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4.841508"},{"key":"ref30","author":"yang","year":"2008","journal-title":"A 10 GHz fast-locking all-digital frequency synthesizer"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674757"},{"key":"ref10","first-page":"305","article-title":"A 0.6 GHz to 2 GHz digital PLL with wide tracking range","author":"kratyuk","year":"2007","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272340"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757335"},{"key":"ref13","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200 MHz range and 3 mW power dissipation for mobile SoC clocking in 22 nm CMOS","author":"august","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705297"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2265975"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206500"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163981"},{"key":"ref28","author":"dalt","year":"2007","journal-title":"Theory and Implementation of Digital Bang-bang Frequency Synthesizers for High Speed Serial Data Communications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858750"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889458"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2032470"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref7","first-page":"222","article-title":"A 2.8 Gb\/s all-digital CDR with a 10 b monotonic DCO","author":"oh","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2149610"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2064050"},{"key":"ref20","first-page":"237","article-title":"A 1.25 GHz fast-locked all-digital phase-locked loop with supply noise suppression","author":"hung","year":"2010","journal-title":"Proc IEEE VLSI-DAT"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2278123"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176934"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"791","DOI":"10.1109\/TVLSI.2014.2316553","article-title":"A 2.5-Gb\/s DLL-based burst-mode clock and data recovery circuit with <ref_formula><tex Notation=\"TeX\">$4\\times$<\/tex> <\/ref_formula> oversampling","volume":"23","author":"lin","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2083110"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7277125\/07277181.pdf?arnumber=7277181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:07Z","timestamp":1642003387000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7277181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":34,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2477575","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10]]}}}