{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:23:28Z","timestamp":1755998608480,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["#2442.001"],"award-info":[{"award-number":["#2442.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["#2015M3D1A1035354","#2012R1A2A2A01012471"],"award-info":[{"award-number":["#2015M3D1A1035354","#2012R1A2A2A01012471"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/tcsi.2015.2497558","type":"journal-article","created":{"date-parts":[[2015,11,13]],"date-time":"2015-11-13T14:42:16Z","timestamp":1447425736000},"page":"91-102","source":"Crossref","is-referenced-by-count":13,"title":["Exploiting Serial Access and Asymmetric Read\/Write of Domain Wall Memory for Area and Energy-Efficient Digital Signal Processor Design"],"prefix":"10.1109","volume":"63","author":[{"given":"Jinil","family":"Chung","sequence":"first","affiliation":[]},{"given":"Kenneth","family":"Ramclam","sequence":"additional","affiliation":[]},{"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2005.1405695"},{"key":"ref31","first-page":"131","article-title":"Design and implementation of a 1024-point pipeline FFT processor","author":"he","year":"1998","journal-title":"Proc Custom Integr Circuits Conf (CICC)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/26.87203"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744825"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1002\/9780470974681"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0444-2"},{"key":"ref34","first-page":"307","article-title":"Sorting networks and their applications","author":"batcher","year":"1968","journal-title":"Proc Spring Joint Comput Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/10938171_5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.1662444"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/nature05093"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.4716460"},{"key":"ref15","first-page":"1","article-title":"Path to a terabyte of on-chip memory for petabit per second bandwidth with <ref_formula><tex Notation=\"TeX\">$&#60;$<\/tex> <\/ref_formula>5 Watts of power","author":"ghosh","year":"2013","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131604"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881523"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1145\/2678373.2665710","article-title":"STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies","author":"venkatesan","year":"2014","journal-title":"Proc Int Symp Comput Arch (ISCA)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593161"},{"key":"ref4","first-page":"48c","article-title":"A 23 mW face recognition accelerator in 40 nm CMOS with mostly-read 5 T memory","author":"jeon","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"journal-title":"Current Driven Dynamics of Magnetic Domain Walls in Permalloy Nanowires","year":"2006","author":"hayashi","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024163"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2185335"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017024"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"932","DOI":"10.7873\/DATE.2015.0582","article-title":"An Energy-Efficient Non-Volatile In-Memory Accelerator for Sparse-Representation Based Face Recognition","author":"yuhao wang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2300417"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280310"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2454241"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2011.943129"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742888"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220507"},{"key":"ref21","first-page":"1","article-title":"Energy efficient in-memory AES encryption based on nonvolatile domain-wall nanowire","author":"wang","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"journal-title":"Spintronic memory and logic From atoms to systems","year":"2011","author":"augustine","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2388833"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627643"},{"key":"ref25","first-page":"1825","article-title":"DWM-TAPESTRI?An energy efficient all-spin cache using domain wall shift based writes","author":"venkatesan","year":"2013","journal-title":"Proc Conf Design Autom Test Eur (DATE)"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7407434\/7328766.pdf?arnumber=7328766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:48:17Z","timestamp":1641988097000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7328766\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":37,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2497558","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}