{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T17:24:28Z","timestamp":1776446668826,"version":"3.51.2"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"HiPer Consortium"},{"name":"Israeli Ministry of Economy"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tcsi.2015.2512706","type":"journal-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T19:28:20Z","timestamp":1457638100000},"page":"222-232","source":"Crossref","is-referenced-by-count":19,"title":["Silicon-Proven, Per-Cell Retention Time Distribution Model for Gain-Cell Based eDRAMs"],"prefix":"10.1109","volume":"63","author":[{"given":"Noa","family":"Edri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Meinerzhagen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adam","family":"Teman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"489","DOI":"10.7873\/DATE.2015.0783","article-title":"Energy versus Data Integrity Trade-Offs in Embedded High-Density Logic Compatible Dynamic Memories","author":"adam teman","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2305016"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2394459"},{"key":"ref13","first-page":"29","article-title":"Retention time characterization and optimization of logic-compatible embedded dram cells","author":"do","year":"0","journal-title":"Proc IEEE 4th ASQED"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312481"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228451"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea1010077"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4010026"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SubVT.2012.6404318"},{"key":"ref28","first-page":"1","article-title":"Leakage current in sub-micrometer cmos gates","author":"butzen","year":"2006","journal-title":"Universidade Federal Do Rio Grande Do sul"},{"key":"ref4","first-page":"143","article-title":"Technology comparison for large last-level caches $({\\mathrm{L}}^{3}{\\mathrm{Cs}})$: Low-leakage SRAM, low write-energy STT-RAM, refresh-optimized eDRAM","author":"chang","year":"0","journal-title":"Proc IEEE Symp High-Perf Computer Arch (HPCA)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9473(93)90189-Z"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206685"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2012.6467903"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2012.6377022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815973"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/joe.2013.0057"},{"key":"ref2","first-page":"114","article-title":"A 1.6 $\\text{mm}^{2}$ 38-mW 1.5 Gb\/s LDPC decoder enabled by refresh-free embedded DRAM","author":"park","year":"0","journal-title":"Proc IEEE Symp VLSI"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020054"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840850"},{"key":"ref22","author":"cheng","year":"1996","journal-title":"BSIM3v3 Manual"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea2010001"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1080\/10807039709383683"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2031782"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2013.6643602"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7434668\/7430275.pdf?arnumber=7430275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:12Z","timestamp":1642003392000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7430275\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":28,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2512706","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}