{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T11:08:19Z","timestamp":1775041699399,"version":"3.50.1"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T00:00:00Z","timestamp":1454284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/tcsi.2015.2512743","type":"journal-article","created":{"date-parts":[[2016,2,10]],"date-time":"2016-02-10T19:24:20Z","timestamp":1455132260000},"page":"211-221","source":"Crossref","is-referenced-by-count":31,"title":["A Low Power Trainable Neuromorphic Integrated Circuit That Is Tolerant to Device Mismatch"],"prefix":"10.1109","volume":"63","author":[{"given":"Chetan Singh","family":"Thakur","sequence":"first","affiliation":[]},{"given":"Runchun","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Tara Julia","family":"Hamilton","sequence":"additional","affiliation":[]},{"given":"Jonathan","family":"Tapson","sequence":"additional","affiliation":[]},{"given":"Andre","family":"van Schaik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357240"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1152\/jn.1982.48.1.217","article-title":"Striate cortex of monkey and cat: Contrast response function","volume":"48","author":"albrecht","year":"1982","journal-title":"J Neurophysiol"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2013.00153"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/nature12063"},{"key":"ref31","author":"eliasmith","year":"2002","journal-title":"Neural Engineering (Computational Neuroscience Series) Computational Representation Dynamics in Neurobiological Systems"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/BF00962720"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.neuron.2008.10.019"},{"key":"ref36","first-page":"1","article-title":"Design challenges at 65 nm and beyond","author":"kahng","year":"0","journal-title":"Proc Design Autom Test Eur Conf Exhib"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/2.144401"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2013.02.008"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/0006-8993(71)90358-1"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1126\/science.758681"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280591"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2006.4785860"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.2539-11.2011"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nature12160"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0807744105"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1113\/jphysiol.1984.sp015312"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1126\/science.3749885"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0306-4522(87)90140-0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1126\/science.644324"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1989.118697"},{"key":"ref51","first-page":"4.5.1","article-title":"A low power trainable analog neural network classifier chip","author":"leong","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC '93)"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1993.298640"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.852238"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2012.01.042"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-005-1606-1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.67"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169319"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2015.7348416"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865117"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2306061"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2005.12.126"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2013.02.008"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1146\/annurev.neuro.26.041002.131112"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.2200\/S00171ED1V01Y200901DCS019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112524"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2310713"},{"key":"ref7","first-page":"21218","volume":"332","author":"sejnowski","year":"1988","journal-title":"Neural Populations Revealed"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1023\/B:VLSI.0000008067.31043.35"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0893-6080(91)90009-T"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-28487-7"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2007.891626"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275139"},{"key":"ref47","article-title":"A neuromorphic hardware architecture using the neural engineering framework for pattern recognition","author":"wang","year":"2015","journal-title":"arXiv 1507 05695"},{"key":"ref42","first-page":"8","article-title":"An online learning algorithm for neuromorphic hardware implementation","author":"thakur","year":"2015","journal-title":"arXiv 1505 02495"},{"key":"ref41","first-page":"341","article-title":"Constrained minimization using recursive quadratic programming","author":"biggs","year":"1975","journal-title":"Towards Global Optimization"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122304"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874054"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7434668\/7403921.pdf?arnumber=7403921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:11Z","timestamp":1642003391000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7403921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":52,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2015.2512743","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2]]}}}