{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T15:05:15Z","timestamp":1760799915435,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T00:00:00Z","timestamp":1459468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Swiss National Science Foundation","doi-asserted-by":"publisher","award":["200021-146600"],"award-info":[{"award-number":["200021-146600"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/tcsi.2016.2528079","type":"journal-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T14:28:20Z","timestamp":1457620100000},"page":"503-516","source":"Crossref","is-referenced-by-count":39,"title":["A Study on the Programming Structures for RRAM-Based FPGA Architectures"],"prefix":"10.1109","volume":"63","author":[{"given":"Xifan","family":"Tang","sequence":"first","affiliation":[]},{"given":"Gain","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"94","article-title":"GMS: Generic memristive structure for non-volatile FPGAs","author":"gaillardon","year":"0","journal-title":"Proc IEEE\/IFIP VLSI-SoC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref12","first-page":"406","article-title":"Non-volatile 3D-FPGA with monolithically stacked RRAM based configuration memory","author":"yang-liaum","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"ref14","first-page":"158","article-title":"3D vertical RRAM-scaling limit analysis and demonstration of 3D array operation","author":"yu","year":"0","journal-title":"Proc Symp VLSI Tech"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2265404"},{"key":"ref16","first-page":"22","article-title":"Forming-free nitrogen-doped $AlO_{x}$ RRAM with sub- $\\mu\\text{A}$ programming current","author":"kim","year":"0","journal-title":"Proc Symp VLSI"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419061"},{"journal-title":"“Stratix 10 advance information brief ”","year":"2015","key":"ref18"},{"journal-title":"“Virtex-7 user guide DS180” (v1 17)","year":"2015","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424411"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724454"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"journal-title":"Digital Integrated Circuits","year":"2002","author":"rabaey","key":"ref22"},{"journal-title":"“HSPICE user guide Simulation and analysis ”","year":"2013","key":"ref21"},{"key":"ref23","first-page":"174","article-title":"Accurate power analysis for near- $V_{t}$ RRAM-based FPGA","author":"tang","year":"0","journal-title":"Proc IEEE FPL"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7454660\/7430310.pdf?arnumber=7430310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:56Z","timestamp":1641987836000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7430310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2528079","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2016,4]]}}}