{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:04:53Z","timestamp":1740139493566,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tcsi.2016.2555238","type":"journal-article","created":{"date-parts":[[2016,6,22]],"date-time":"2016-06-22T20:39:34Z","timestamp":1466627974000},"page":"994-1004","source":"Crossref","is-referenced-by-count":16,"title":["Exploiting Weak PUFs From Data Converter Nonlinearity\u2014E.g., A Multibit CT &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\Delta\\Sigma$&lt;\/tex-math&gt; &lt;\/inline-formula&gt; Modulator"],"prefix":"10.1109","volume":"63","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7292-9308","authenticated-orcid":false,"given":"Andreas","family":"Herkle","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joachim","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurits","family":"Ortmanns","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224311"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.32014"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252475"},{"key":"ref13","first-page":"356","article-title":"A 14-bit 100-ms\/s digitally calibrated binary-weighted current-steering cmos dac without calibration adc","author":"ikeda","year":"0","journal-title":"Proc IEEE ASSCC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469363"},{"key":"ref15","first-page":"1271","article-title":"Digital background calibration of redundant split-flash adc in 45 nm CMOS","author":"majidi","year":"0","journal-title":"Proc IEEE ISCAS"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856250"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378383"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2034232"},{"journal-title":"Physically Unclonable Functions Constructions Properties and Applications","year":"2012","author":"maes","key":"ref19"},{"journal-title":"Understanding Delta-Sigma Data Converters","year":"2005","author":"schreier","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2289887"},{"key":"ref8","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"0","journal-title":"Proc ACM\/IEEE 44th Design Automation Conf (DAC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910961"},{"key":"ref2","first-page":"1","article-title":"5 fj\/b static physically unclonable functions for secure chip identification with $<$ 2% native bit instability and 140 $\\times$ inter\/intra puf hamming distance separation in 65 nm","author":"alvarez","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref1","first-page":"1","article-title":"A physically unclonable function with ber $<10^{-8}$ for robust chip authentication using oscillator collapse in 40 nm cmos","author":"yang","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"ref20","first-page":"278","article-title":"A 0.19 pj\/b pvt-variation-tolerant hybrid physically unclonable function circuit for 100 generation in 22 nm cmos","author":"mathew","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2014.7029527"},{"key":"ref21","first-page":"1","article-title":"On error correction for physical unclonable functions","author":"puchinger","year":"0","journal-title":"Proc 10th Int ITG Conf Syst Commun Coding (SCC 2015)"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7519044\/07497575.pdf?arnumber=7497575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:30Z","timestamp":1641987810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7497575\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":22,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2555238","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}