{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T17:36:56Z","timestamp":1648575416891},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/tcsi.2016.2556120","type":"journal-article","created":{"date-parts":[[2016,7,7]],"date-time":"2016-07-07T20:15:18Z","timestamp":1467922518000},"page":"1014-1022","source":"Crossref","is-referenced-by-count":2,"title":["Bitcell-Based Design of On-Chip Process Variability Monitors for Sub-28 nm Memories"],"prefix":"10.1109","volume":"63","author":[{"given":"Saket","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carl","family":"Monzel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel S.","family":"Reed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yifei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Winter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myron","family":"Buer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084490"},{"key":"ref30","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065604"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896305"},{"key":"ref13","first-page":"189","article-title":"$\\text{O}^{2}\\text{C}$: Occasional two-cycle operations for dynamic thermal management in high performance in-order microprocessors","author":"ghosh","year":"0","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265662"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283797"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030436"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382138"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658516"},{"key":"ref28","first-page":"260","article-title":"A 28 nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6 v","author":"sinangil","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.180"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349977"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2138250"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147152"},{"key":"ref29","first-page":"234","article-title":"13.3 20 nm high-density single-port and dual-port SRAMs with wordline-voltage-adjustment system for read\/write assists","author":"yabuuchi","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","first-page":"1037","article-title":"Statistical gate sizing for timing yield optimization","author":"debjit","year":"0","journal-title":"Proc Int Conf Comput Des"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2169686"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397251"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063027"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619899"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1201","DOI":"10.1109\/TCAD.2009.2021732","article-title":"A framework for scalable postsilicon statistical delay prediction under process variations","volume":"28","author":"liu","year":"2009","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537410"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2218838"},{"key":"ref26","first-page":"210","article-title":"A highly manufacturable 28 nm CMOS low power platform technology with fully functional 64 Mb SRAM using dual\/tripe gate oxide process","author":"wu","year":"0","journal-title":"Proc IEEE Int Symp VLSI Technol"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946092"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7519044\/07506222.pdf?arnumber=7506222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:43:29Z","timestamp":1642005809000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7506222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":31,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2556120","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7]]}}}