{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:46:30Z","timestamp":1761648390890,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Center for Integrated Smart Sensors"},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT & Future Planning","doi-asserted-by":"publisher","award":["CISS-2012M3A6A6054191)"],"award-info":[{"award-number":["CISS-2012M3A6A6054191)"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/tcsi.2016.2578960","type":"journal-article","created":{"date-parts":[[2016,8,15]],"date-time":"2016-08-15T22:38:36Z","timestamp":1471300716000},"page":"1393-1403","source":"Crossref","is-referenced-by-count":20,"title":["A 0.36 pJ\/bit, 0.025 mm<inline-formula> <tex-math notation=\"LaTeX\">${}^{\\text{2}}$<\/tex-math> <\/inline-formula>, 12.5 Gb\/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology"],"prefix":"10.1109","volume":"63","author":[{"given":"Woorham","family":"Bae","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyu-Seob","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwanseo","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung-Yong","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoonsoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","first-page":"1","article-title":"A 1.4-pJ\/b, power-scalable 16 $\\times$ 12-Gb\/s source-synchronous I\/O with DFE receiver in 32 nm SOI CMOS technology","author":"dickson","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref33","first-page":"1","article-title":"A 0.8 V, 560 fJ\/bit, 14 Gb\/s injection-locked receiver with input duty-cycle distortion tolerable edge-rotating 5\/4X sub-rate CDR in 65 nm CMOS","author":"li","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2459557"},{"key":"ref31","first-page":"1","article-title":"A 1.8-pJ\/bit 16 $\\times$ 16-Gb\/s source synchronous parallel interface in 32 nm SOI CMOS with receiver redundancy for link recalibration","author":"dickson","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169165"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/4.826820"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"1571","DOI":"10.1109\/JSSC.2004.831600","article-title":"Analysis and modeling of bang-bang clock and data recovery circuits","volume":"39","author":"lee","year":"2004","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027509"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332262"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818290"},{"key":"ref11","first-page":"170","article-title":"A fully integrated 0.13 $\\mu\\text{m}$ CMOS 10 Gb Ethernet transceiver with XAUI interface","author":"lee","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"64","article-title":"A 0.6 to 9.6 Gb\/s binary backplane transceiver core in 0.13 $\\mu\\text{m}$ CMOS","author":"krishna","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"66","article-title":"A transmit architecture with 4-tap feedforward equalization for 6.25\/12.5 Gb\/s serial backplane communications","author":"landman","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"263","article-title":"A 20 Gb\/s forwarded clock transceiver in 90 nm CMOS","author":"casper","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920330"},{"key":"ref16","first-page":"196","article-title":"A 40-Gb\/s transceiver in 0.13- $\\mu\\text{m}$ CMOS technology","author":"kim","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref17","first-page":"102","article-title":"A 20 Gb\/s duobinary transceiver in 90 nm CMOS","author":"lee","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref18","first-page":"358","article-title":"A 40 Gb\/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems","author":"amamiya","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"146","article-title":"A 40 Gb\/s TX and RX chip set in 65 nm CMOS","author":"chen","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref28","first-page":"459","article-title":"A 8 $\\times$ 5 Gb\/s source-synchronous receiver with clock generator phase error correction","author":"agrawal","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759182"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672480"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2382101"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839774"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/982314"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839775"},{"key":"ref8","first-page":"62","article-title":"3.2 GHz 6.4 Gb\/s per wire signaling in 0.18 $\\mu\\text{m}$ CMOS","author":"haycock","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912547"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942118"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993037"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243812"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2375071"},{"key":"ref21","first-page":"32","article-title":"A sub-2W 39.8–44.6 Gb\/s transmitter and receiver chipset with SFI-5.2 interface in 40 nm CMOS","author":"raghavan","year":"0","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref24","first-page":"68","article-title":"Multi-gigabit-rate clock and data recovery based on blind oversampling","author":"kim","year":"2003","journal-title":"IEEE Commum"},{"journal-title":"Performance Comparison Between Copper Carbon Nanotube and Optics for Off-chip and On-chip Interconnects","year":"2007","author":"cho","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279053"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7559957\/07536167.pdf?arnumber=7536167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:02:39Z","timestamp":1642003359000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7536167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":38,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2578960","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2016,9]]}}}