{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:10:52Z","timestamp":1774966252321,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Deparment of Science & Technology of Sichuan Province","award":["2014GZ0023"],"award-info":[{"award-number":["2014GZ0023"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/tcsi.2016.2581839","type":"journal-article","created":{"date-parts":[[2016,8,25]],"date-time":"2016-08-25T18:20:39Z","timestamp":1472149239000},"page":"1746-1757","source":"Crossref","is-referenced-by-count":51,"title":["A Systematic Study of ESD Protection Co-Design With High-Speed and High-Frequency ICs in 28 nm CMOS"],"prefix":"10.1109","volume":"63","author":[{"given":"Fei","family":"Lu","sequence":"first","affiliation":[]},{"given":"Rui","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Zongyu","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Li","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Chen","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Chenkun","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Qi","family":"Chen","sequence":"additional","affiliation":[]},{"given":"X. Shawn","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Feilong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Cheng","family":"Li","sequence":"additional","affiliation":[]},{"given":"He","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Yuhua","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Albert","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2114170"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2013.6811955"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2300496"},{"key":"ref13","first-page":"409","article-title":"Comprehensive ESD co-design with high-speed and high-frequency ICs in 28 nm CMOS: Characterization, behavioral modeling, extraction, and circuit evaluation","author":"lu","year":"0","journal-title":"Proc IEEE RFIC Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811978"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358788"},{"key":"ref16","author":"wang","year":"2002","journal-title":"On-Chip ESD Protection for Integrated Circuits An IC Design Perspective"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.896227"},{"key":"ref18","first-page":"99","article-title":"ESD characterization and design guidelines for interconnects in 28 nm CMOS","author":"dong","year":"0","journal-title":"Proc IEEE IITC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2007.374452"},{"key":"ref4","first-page":"28","article-title":"Whole-chip ESD protection design verification by CAD","author":"lin","year":"0","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2255192"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144345"},{"key":"ref5","first-page":"1","article-title":"Process variation aware ESD design window considerations on a 0.18 $\\mu\\text{m}$ analog, mixed-signal high voltage technology","author":"roger","year":"0","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783184"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/22.981291"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2118290"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.850652"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2331956"},{"key":"ref20","year":"2008"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7577914\/07552573.pdf?arnumber=7552573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:35Z","timestamp":1642005755000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7552573\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2581839","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}