{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:28:02Z","timestamp":1778383682413,"version":"3.51.4"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/tcsi.2016.2582203","type":"journal-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T22:25:12Z","timestamp":1475792712000},"page":"1652-1660","source":"Crossref","is-referenced-by-count":29,"title":["Novel Boosted-Voltage Sensing Scheme for Variation-Resilient STT-MRAM Read"],"prefix":"10.1109","volume":"63","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0499-2938","authenticated-orcid":false,"given":"Quang Kien","family":"Trinh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Ruocco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2013.6528149"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825251"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2011.5872230"},{"key":"ref13","first-page":"303","article-title":"A high-density and high-speed 1 T–4 MTJ MRAM with voltage offset self-reference sensing scheme","author":"tanizaki","year":"0","journal-title":"Proc IEEE ASSCC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref15","article-title":"SPICE models for magnetic tunnel junctions based on mono-domain approximation","author":"fong","year":"2013"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref18","first-page":"1","article-title":"45 nm low power CMOS logic compatible embedded STT-MRAM utilizing a reverse-connection 1 T\/1 MTJ cell","author":"lin","year":"0","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547702"},{"key":"ref3","first-page":"2313","article-title":"Modeling the impact of dynamic voltage scaling on 1 T–1 J STT-RAM write energy and performance","author":"trinh","year":"0","journal-title":"Proc IEEE ISCAS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170778"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2272587"},{"key":"ref2","year":"0"},{"key":"ref9","first-page":"471","article-title":"STT-RAM cell design optimization for persistent and nonpersistent error rate reduction: A statistical design view","author":"zhang","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Computer-Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref20","first-page":"1","article-title":"PMTJ driven STT MRAM with 300 mm process","author":"huai","year":"0","journal-title":"Magnetics Conference (INTERMAG) 2015 IEEE"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/ISLPED.2013.6629299","article-title":"Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring","author":"zheng","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref21","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref23","first-page":"1","article-title":"Characterization of SRAM sense amplifier input offset for yield prediction in 28 nm CMOS","author":"abu-rahma","year":"0","journal-title":"Proc CICC"},{"key":"ref26","first-page":"225","article-title":"A 45 nm 0.5 V 8 T column-interleaved SRAM with on-chip reference selection loop for on-chip reference selection loop for sense-amplifier","author":"sinangil","year":"0","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/B978-075067907-7\/50015-7"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7577914\/07571107.pdf?arnumber=7571107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:42:36Z","timestamp":1642005756000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7571107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2582203","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}