{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:28:18Z","timestamp":1787012898681,"version":"build-2736575974"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Ministry of Science and Technology, ROC","award":["103-2218-E-002-033"],"award-info":[{"award-number":["103-2218-E-002-033"]}]},{"name":"Ministry of Science and Technology, ROC","award":["104-3115-E-002-005"],"award-info":[{"award-number":["104-3115-E-002-005"]}]},{"name":"Ministry of Science and Technology, ROC","award":["103-2218-E-002-029-MY2"],"award-info":[{"award-number":["103-2218-E-002-029-MY2"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/tcsi.2016.2584658","type":"journal-article","created":{"date-parts":[[2016,9,13]],"date-time":"2016-09-13T14:14:34Z","timestamp":1473776074000},"page":"1661-1672","source":"Crossref","is-referenced-by-count":24,"title":["Dynamic Reconfigurable Ternary Content Addressable Memory for OpenFlow-Compliant Low-Power Packet Processing"],"prefix":"10.1109","volume":"63","author":[{"given":"Ting-Sheng","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ding-Yuan","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tsung-Te","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"An-Yeu","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.29"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.255"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744836"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082270"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220501"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2082950"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158703"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831433"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2013.2270436"},{"key":"ref4","year":"0","journal-title":"ONF OpenFlow Switch Specification Version 1 5 0"},{"key":"ref27","first-page":"229","article-title":"Fast and scalable packet classification using perfect hash functions","author":"pus","year":"0","journal-title":"Proc ACM\/SIGDA Int Symp FPGA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2014.2326417"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/65.912717"},{"key":"ref29","author":"ross","year":"2003","journal-title":"Content Addressable Memory (CAM) With Accesses to Multiple CAM Arrays Used to Generate Result for Various Matching Sizes"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s001380050125"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.426.0733"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2534169.2486019"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.913745"},{"key":"ref1","author":"mckeown","year":"2009","journal-title":"Software-defined networking"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852028"},{"key":"ref22","author":"deering","year":"1995","journal-title":"Internet Engineering Task Force (IETF)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"ref24","first-page":"240","article-title":"A 28 nm 400 MHz 4-parallel 1.6 Gsearch\/s 80 Mb ternary CAM","author":"nii","year":"2014","journal-title":"2014 IEEE ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2457908"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/40.820051"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162112"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/7577914\/07565537.pdf?arnumber=7565537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:42:36Z","timestamp":1641987756000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7565537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":29,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2016.2584658","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}